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Abstract
Small, one to a few horsepower, three-phase induction machines with three sets of electrically-
isolated, magnetically-coupled stator winding circuits are described. A voltage inverter is
developed and used to drive one set of the machine stator winding circuits. The second set
of machine stator winding circuits is connected to a three-phase rectifier in which a path
for zero-sequence current is provided from the winding circuits to the rectifier. The last set
of stator winding circuits is connected to another three-phase rectifier, however, the stator
circuit star point is floating, not providing a zero-sequence current path. By controlling the
phase of the third harmonic on the machine drive stator circuits, and thus the waveforms
present on the secondary and tertiary stator winding circuits, the output voltage of the
rectifier with a zero-sequence current path can be tune above or below the rectifier output
without third harmonic injection. The rectifier connected without a zero-sequence current
path does not display this tunability with respect to third harmonic phase.
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Chapter 1
Introduction
1.1 System Description
T HIS THESIS develops a system in which a one voltage drive can be used to simulta-neously excite a three-phase induction machine and adjust the output DC voltage of
a three-phase rectifier. A specially-constructed polyphase AC induction motor is connected
to a voltage drive and to a set of three-phase rectifiers. Through proper control of the
spectral content of the drive waveforms, the electric machine can be excited and operated
in a traditional fashion while the rectifier circuitry provides an adjustable DC bus.
AC machines are important in the role as servo and traction drives. Generally, the
cheapest and most popular class of AC motors are induction machines. These machines are
inexpensive to manufacture and can be very simple to operate [3]. Applications involving an
electromechanical drive require drive electronics, control, and often other power electronic
components. The system investigated in this thesis is a proof-of-concept of a means of
eliminating much of the power electronics components not directly involved in the generation
of the electromechanical drive excitation.
~,.. 17 ~,-
Introduction
1.1.1 Multiple-Stator Induction Machine
The work presented in this thesis hinges on an induction machine wound with several
parallel', bifilarly-wound stator windings. This type of machine can be simultaneously used
as both an electromechanical machine and as a polyphase transformer. The transformer
action of the multiple stator windings is used to drive three-phase rectifiers, providing the
output DC busses of the system.
1.2 Document Organization
Chapter 2 discusses three-phase systems, and addresses the constraints on a three-phases
system with respect to third harmonic components. Chapter 3 contains an overview of small
horsepower, three-phase, squirrel cage induction machines. The specifics of a multiple-stator
induction machine are discussed. Polyphase-rectifier circuits are treated in Chapter 4. Con-
straints for various operating regimes are discussed, and specific considerations for operation
with third harmonic current injection is discussed.
After the individual system components have been discussed, Chapter 5 outlines the sys-
tem setup, containing a spectrally-pure drive source, the multiple-stator induction machine,
and three-phase rectifiers. The concepts developed in previous chapters are experimentally
verified using a programmable polyphase lab supply.
Using the system in Chapter 5, a programmable voltage inverter is designed in Chap-
ter 6. Chapter 7 demonstrates the entire system, voltage inverter, machine, and rectifier,
functionality. Proper usage of the system is described in this chapter as well.
Chapter 8 concludes this thesis with an overview of the system, results, and a discussion
of future work and improvements.
in the electrical sense
~ 18 ~
Chapter 2
Three-Phase Systems
P OLYPHASE systems have a number of advantages over single-phase systems. Apolyphase power system is cheaper to build than independent single-phase systems
of equivalent capacity. In addition, polyphase electric machinery is both cheaper to manu-
facture and lighter than an equivalent power single-phase machine. Three-phase systems are
the most common type of polyphase system [19], and thus are of considerable commercial
importance.
A three phase system could consist of three sinusoidal voltage sources connected in a wye
or delta configuration (Figure 2-1). Each of these voltage sources are 1200 out of phase with
the other two sources. Wye-connected sources are easier to generate from a bridge-based
voltage inverter. In addition, a wye-connected three-phase load inherently rejects triple-n
current harmonics when the source and load commons nodes are not shared. The triple-n
current harmonics rejected by properly-connected wye-configuration loads are useful for the
system examined in this work. We consider wye-connected systems almost exclusively in
this work.
r,.j ]L 9 r,..
Three-Phase Systems
Va Vb
Y 
n
Vc
(a)
V a
Vc 
b
(b)
Figure 2-1: Three-phase (a)Wye- and (b)Delta-connections.
2.1 Wye-Connected Systems
2.1.1 Floating Load
Consider the wye-connected system of Figure 2-2. Note that the load, consisting of three
identical wye-connected load impedances Z1, is balanced. In this system, we see that the
load common, or star-point, is floating; that is, the central nodes of the source and load are
unconnected. Kirchoff's current law shows that the phase currents into the load must sum
to zero
Ia + - + Ic = 0. (2.1)
If we define the phase currents as a sum of harmonics, we find that there can be no
triple-n (or integer multiples of 3) harmonics in the current waveform [9]. See Appendix A
for a complete derivation of this requirement.
Given the load phase current harmonic constraints, we know that the phase to neutral
voltages can be described by
Van = 3Vk cos (kwt )
k=3-- Il
V n = V -cos (k wt+
k=3-i±1
(2.2)
(2.3)
~- 2
2.1 Wye-Connected Systems
Vcn k - SCOs k (Wt - ))
k=3-i±1
for i E Z and V' the kth harmonic voltage amplitude.
Ia
IC
Zi
2
Zi
(2.4)
1
Figure 2-2: Three-phase Wye-connected source and load with disconnected star-points.
2.1.2 Shared Commons
If the three-phase system in Figure 2-2 is modified to include a current path from the load
star-point to the driving source neutral, as is shown in Figure 2-3, the restrictions on the
harmonic content of the phase currents change. This shared common allows a zero-sequence
current, 1o, to flow from the source to the load [3,9, 19].
If zero-sequence current can flow between the source and load, the current constraint in
Equation 2.1 becomes
Ia + lb + Ic = o.
Given this constraint, we find that triple-n current harmonics can flow into the load [2,9].
In addition, the voltage drop across each phase of the load is exactly the same as the
corresponding source phase to neutral voltage, neglecting any voltage drops from the source
~NJ 2.1 ~
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V Vb
Vn
la
10
zl
zl
zl1
IC
Figure 2-3: Three-phase Wye-connected source and load with connected star-points.
to load. The load current harmonic content can easily be
with the appropriate voltage harmonics.
The phase voltages and currents
of any harmonic, we find
controlled by driving the load
are quite simple in this system. For arbitrary amounts
Van = Ia- Zi =
k=1
Vbn =Ib Z1 =
k=1
Vbn IC -Zi =
k=1
Vk cos (kwt)
Vk cos (k (wt+
Vk CO (osk (wt - 2,
Note that a wye- to delta-connected transformation is topologically impossible in this
case [5]. If the zero-sequence current is known a-priori, an equivalent delta-connected circuit
can be imagined in which independent time-varying sources are used to provide the needed
equivalent Io.
~NJ 2.2 r
(2.5)
(2.6)
(2.7)
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2.2 Phasor Descriptions of Polyphase Systems
We can describe the sinusoidal quantities, voltage and current, in a polyphase system in
terms of the equivalent complex magnitude and angle. Given a voltage component
Vk - Vk cos (kwt + kk)
for the complex voltage Vk and arbitrary phase #k, we rewrite
Vk = Re {V (#k) eikwt
where we define the voltage phasor [2,24],
Vk (#k) = eVkjsk (2.8)
Similarly, for a three-phase system with balanced line-to-neutral source voltages
Van = V cos (Wt + #1),
27r
Vbn = V -cos Wt + + 01),3
21r
Vn = V -Cos Wt -- + 01 ,3
(2.9)
(2.10)
(2.11)
we find the representative voltage phasors
Van (#1)
Vbn (#1)
Vn (q1)
- Viej
= Viei (012
(2.12)
(2.13)
(2.14)
The same procedure yields current phasors for this same system.
The phasors in Equations 2.12-2.14 are complex quantities that can be plotted in the
- 23 ~
Three-Phase Systems
complex plane at a given time t. The arbitrary phase angle 01 is included for generality
and corresponds to a rotation of all the voltage phasors about the origin. Figure 2-4 shows
the three-phase phasors from Equations 2.12-2.14 with no phase offset and with #1 = ' at
time t = 0. Note that the these phasors rotate around the origin in time, as well. At a
given time t, all of the phasors will have rotated counterclockwise by wt.
Im Im
1V n
--- n Re Re
3- 27r
c 1 3
_ _ _ _ _ _ _ ar-i e _ _ _ _ _.
(a) (b)
Figure 2-4: Three-phase voltage phasors with (a) 1= 0, and with (b) =
Phasor concepts can be applied to geometrically determine the allowable harmonic con-
tent in a three-phase system, as presented in Section 2.1. We showed that in a balanced-load
wye-connected system where the source and load do not share star-points, triple-n current
harmonics could not exist. We can see this in that, for all k such that k = 3 - n ± 1, n E Z,
the phasors vectorially sum to zero. This is perhaps seen most easily by showing the
(k = 3 - n ± 1)th harmonic phasor angles' become
(3-n±1)-(0) = 0
(2wr 2wr(3-n±1)- - = 27n ± -
3 )3
'The arbitrary phase angles # have been omitted for simplicity, however their inclusion does not change
the angles of the phasors with respect to each other.
~,; -4 ~-'
2.2 Phasor Descriptions of Polyphase Systems
(27r 27
3 ) = - 3
for phase A, B, and C respectively. This corresponds to a rotation of all the phasors by an
integer multiple of 27r. In this orientation, the phasors all retain their relative angles with
respect to each other, and as such, still sum to zero.
In the case of triple-n harmonics, the harmonic phasors do not sum to zero. For the
(k = 3 - n, n E Z)th harmonic, the harmonic phasor angles are
(3 n) - (0) = 0
(3 -n) - ) = 27rn
(3)
(3-n) ( = -2n
(_3)
for phase A, B, and C respectively. These angles all align with the positive real axis,
summing vectorially to thrice the harmonic phasor magnitude. If these phasors do indeed
describe phase currents in the three-phase system, the triple-n harmonic case indicates that
a net current flows into the load. This can only happen if zero-sequence current can circulate
from the load back to the source (Figure 2-3).
~d 2-5 ~-

Chapter 3
Induction Machines
I NDUCTION machines have their beginnings in 1885 with an 
Italian Professor of
Physics, Galileo Ferraris. Ferraris demonstrated a crude 2-phase induction machine,
although he didn't fully understand the principles of its operation. In 1886, Nikola Tesla
conceived and, then in 1888, built his own 2-phase version of the machine. Tesla under-
stood the technical and commercial merits of this new technology, and Tesla was eventually
granted the rights to the induction machine [13].
Small power (fractional to a few horsepower) 3-phase squirrel-cage induction machines
are specifically considered in this thesis. These machines have a number of beneficial char-
acteristics inherent in the machine construction. In addition, squirrel cage rotors are cheap
and very reliable, making them popular in industrial applications [3].
3.1 Electromechanics of Induction Machines
This class of electric motor has a stator winding consisting of a number of poles per phase.
In the case of the work described here, the machines are always three-phase, with several sets
of pole pairs. For the sake of tractability, we will describe the fundamental electromechanics
of the system through an example machine with two magnetic poles per phase. Figure 3-1
shows this machine schematically. Let us assume that the machine shown in Figure 3-1 is
- 2 7 ~
Induction Machines
b
Y = Fmax COS ( -Wt)
0 -Wt
Ob'
Phase a magnetic axis
Figure 3-1: A simple two pole three-phase machine [3].
energized by three phase currents.
Za =I cos (Wt)
27r
ib = IO (osWt - --
27r
Zc = CO (osWt + 3
(3.1)
(3.2)
(3.3)
The stator winding connections would be connected as described in Chapter 2, Figure 2-2.
That is, the stator windings share a neutral connection, imagine a',b', and c' are shorted.
Similarly, the source currents share a common node, and ia, ib, and ic are connected to
~ 28 ~
3.1 Electromechanics of Induction Machines
a, b, and c in the machine diagram. Many wye-connected machines are constructed such
that the stator winding neutral node is left floating inside the machine housing. Indeed, in
many induction machines, this star point is not accessible. As such, the source and load
cannot share star-points, and therefore, no zero-sequence current flows into the machine
stator windings (exactly as described in Section 2.1 with floating loads).
Time-varying magnetic fields arise in the stator through the excitation currents (Equa-
tions 3.1-3.3). These drive currents give rise to a rotating magnetic flux wave. This flux
crosses an air gap between the surface of the stator to rotor [3,11,24,27].
In many alternating current machines, the rotor produces its own opposing flux through
permanent magnets or through one or many sets of electrically-excited windings. An in-
duction machine, however, is distinct in that its rotor is energized not directly, but through
induction or transformer action [3,13,16,19]. The rotor conductor surface links some of the
magnetic flux from the stator windings [3,27]. This linked flux gives rise to phase currents
that energize the rotor conductors [9]. This process is very similar to a transformer. Indeed,
one can model an induction machine as a transformer with the stator winding connected to
the primary and the rotor to the transformer secondary [11].
In an induction machine, the armature, or stator, flux spatially leads the rotor flux. The
rotor and stator flux waves rotate at the same steady-state rates, but there always exists an
angular displacement between these waves. This difference in flux wave fronts gives rise to
a torque on the machine rotor. The rotor does not rotate in synchronism with the armature
flux wave; instead, the rotor is constantly slipping through the flux wave. This slip gives
rise to induced rotor currents, and, in turn, the rotor currents give rise to the rotor flux
wave [3,11,13,16,19].
This rotor slip through the stator flux wave is the reason an induction machine runs.
We define slip, s, as the ratio of the difference in angular velocity between a fixed point
on the rotor surface and the stator flux wavefront to the stator flux wave speed. Given an
induction machine with P magnetic poles per phase being exited by currents at an electrical
~'-j 2.9 ~
Induction Machines
frequency of a, we define the spatial flux wave angular velocity
2 - 60 - (27w) RPM.
P
If the stator flux wave front is rotating around the machine at Q, RPM and the rotor is
rotating at Q, RPM, we define the slip
s - Q (3.4)
The idea of slip will be useful when we formulate a more tractablel model of these machines
[3].
3.2 Machine Construction
3.2.1 Rotor Construction and Behavior
Squirrel-cage induction machines are characterized by a set of fixed conductive rotor bars
shorted together at the rotor ends. It is in these rotor bars that currents are induced. We
view the rotor bars as a set of three equivalent wye-connected impedances. The shorted
rotor ends form the star-point of the equivalent wye-connected rotor-load [3].
As discussed in Chapter 2, a wye-connected load without a zero-sequence current path
does not allow the injection of triple-n current harmonics. Therefore, given the rotor con-
struction, we can reason that no triple-n current harmonics can be induced in the rotor.
Furthermore, if the rotor conductors cannot have triple-n current harmonics, the induced
rotor MMF and flux waves cannot contain triple-n harmonics.
3.2.2 Stator Construction and Behavior
As was discussed in Section 3.1, induction machines can be modeled using transformers
[10,11]. The rotor, electrically isolated from the stator, is energized by the stator excitation
Read: engineer-friendly
~%-) 30 r~-)
3.2 Machine Construction
through induction or transformer action. We can see this in Figure 3-2. The rotor bar
impedance, while complex in reality, is modeled by a lumped Zr, and the stator winding
inductances and resistances are not included.
Stator;
Vb
Vb
0-
V
 n
Rotor
Zr
I Zr
Zr
Figure 3-2: An ideal transformer model for a 3-phase induction machine.
We have made the stator star-point node, V, explicit and seemingly available in Figure 3-
2, however, this may not the case. Induction machines may be designed without physical
access to this star-point. The star-point could be buried between stator windings inside
the machine housing. This is done intentionally to eliminate zero-sequence current from
the machine. Zero-sequence current (triple-n harmonics) requires larger stator winding
conductors to handle the extra current, as well as another conductor to provide a path for
the triple-n current to flow back to the load. In addition, by assuming triple-n harmonics,
specifically third harmonic, are zero, classical induction machine models become simpler
[11].
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3.3 Multiply-wound Stator Induction Machines
Two, small-horsepower, three-phase machines (Figure 3-3) were wound for this system.
Both machines were wound to run at 1800 RPM, nominally, from 120VRMS and 2 3 0VRMS,
line-to-neutral. These machines differ from commercially-available induction machines in
two ways. The stators of the motors are wound "three-in-hand," which is to say that there
are three electrically-isolated circuits wound tri-filarly in the same stator slots for each pole
of each phase. To avoid magnetic saturation in the stator steel, the machine is wound
to support less than the saturation flux density when all three stator windings are driven
in parallel at the rated voltage. In addition, the star-points of all the stator circuits is
made readily available outside of the machine housing. Note the 12 stator connection leads
coming out of the machine housing (four per stator winding) in Figure 3-3. An equivalent
transformer-model schematic is shown for this machine in Figure 3-4).
(a) (b)
Figure 3-3: (a) 120VRMS and (b) 2 3 0VRMS Multiple-stator Induction Machines.
This machine structure is interesting in two ways. First, access to the star-points of the
stator windings allows triple-n harmonics to be driven into the machine on the appropriately-
connected winding circuits. For example, if the source star-point, Va, were connected to
the stator winding star-points, Vni, Vn2 , and Vn3 , then zero-sequence current could be
pushed into the machine. Note that this zero-sequence current cannot be induced in the
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Stator ... Rot.or.
Vn ic Vn i n2 Vn I
Figure 3-4: Multiple-stator Induction Machine Model.
rotor winding due to it's physical construction.
In addition, these parallel stator windings exhibit very high coupling. The transformer
action between stator windings has been verified experimentally and is shown in Figure 3-5.
The first set of stator windings, Vai, Vci, and Vbl are driven with a relatively spectrally
pure 2 3 0VRMS 60Hz sinusoid. The second and third stator windings, Va2, Vb2, and Vb3
and Va2 , Vb2, and Vb3 are left floating. The top plot in Figure 3-5 shows the drive voltage,
the middle and bottom plots show the same phase voltage on the second and third set of
stator windings.
3.4 Equivalent Circuit Model
Steady-state operation of induction machines is often modeled on a per-phase basis in terms
of equivalent circuits. One such equivalent circuit is shown in Figure 3-6. Here, Ia is the
phase current, Ra is the equivalent stator winding resistance, and X1 is the leakage 2 of
the stator winding. The reactance X 2 is the equivalent rotor leakage. The reactance Xm
represents the stator to rotor magnetizing inductance. The leakages and the magnetizing
inductance are involved functions of the machine construction. Lastly, the rotor equivalent
resistance R is a function of the machine slip, s, as defined in Equation 3.4 [11.A
2All the reactive components of this equivalent circuit are denoted by X =wL.
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Figure 3-5: Stator Voltage Drive and Transformer Waveforms.
We can used this equivalent circuit to model a machine in steady-state, as well as
empirically determine machine parameters. The total terminal phase to neutral impedance
is
Zeq = jXi + Ra + Z
for the impedance of the air gap and the rotor as seen from the stator
Zg = jXm|| jX2 + .
Given this, we know that the terminal current, 1a is simply
Van
Zeq
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3.4 Equivalent Circuit Model
and the rotor current
Ia -jXm
I12 =2
JX2 +
from the current divider between the magnetizing reactance and the rotor impedance [11].
Ra X1 X2
Van Ia Xm 2s
Figure 3-6: Induction Machine Phase-to-Neutral Equivalent Circuit.
3.4.1 Empirically Determining Machine Parameters
In order to roughly determine the machine equivalent circuit element values, we perform
no-load and blocked-rotor tests [3,11]. In the no-load test, the machine is allowed to start
and spin freely without a load. In this situation, the rotor requires little torque to maintain
speed. The torque production required in a machine is
T cx sin (6)
for the the angle between the rotor MMF wave and the induced rotor flux wave, 6. Given
that the torque, T, is negligible, we conclude that 6 ~ 0. This condition requires that the
rotor and stator flux wave are virtually in synchronism. From Equation 3.4, we see that
S =
and thus, for Q, - Qr, the slip s ~ 0 [3,11].
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Given that the machine slip is approximately zero, the equivalent rotor resistance,
S
Looking into the machine from, phase to neutral, with the nearly-infinite rotor impedance,
we see Ra, X 1 , and Xm, the stator winding resistaxnce, leakage, and magnetizing induc-
tance, respectively.
Using this approximation for the per-phase stator input impedance, we drive the machine
from a voltage source and measure the input current that flows.
Z i (3.5)
5l3-In 1
for the magnitude of the no-load per-phase impedance. Vni and Ini are the voltage and
current magnitudes, again taken per phase. The power into the machine, Pj, is related to
the stator winding resistance
Ra Rnl = 1  (3.6)
3I2n1
Using this and
Xi + Xm~ Xni = Zi R,, (3.7)
Ra and Xnj are uniquely defined.
In a blocked-rotor test, the machine rotor is held rigidly in place and the stator is allowed
to freely energize from a voltage source. If the rotor is fully blocked, that is, it does not
turn at all, we see from Equation 3.4 that the slip is unity. For the blocked-rotor power,
voltage, and current magnitudes, Pbr, V, and Ibr, we have
Zbr Vbr (3.8)
V 3 1 br
Ra + Rs Rbr br (3.9)
br
Xbr = Zb Rb,. (3.10)
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Table 3.1: 230 VRMS Induction Machine Circuit Model Values
Measured Values Calculated Values
Vn1 205.3 V Ra 9.5875 Q
I71 7.749/3 A Xn1  44.887 Q
Zni 45.889 Q Rbr 5.1091 Q
Pn1 191.9 W Xbr 5.5966 Q
Vbr 33.3 V X, 2.7998 Q
br 7.609/3 A X 2  2.7998 Q
Zbr 7.5801 Q XM 42-087 Q
Pbr 98.6 W R 2  3.8778 Q
Lastly, we need to relate the stator and rotor leakages to each other. It has been
empirically determined, in a variety of low-power induction machines, that the rotor and
stator leakages are approximately equal [31. For the calculation of the individual leakages,
we will assume X 1  X 2 .
For the high-voltage multiple-stator machine (Figure 3-3(b)), the parameters in Table 3.1
were calculated at a 60 Hz electrical drive frequency. In addition, it must be noted that this
machine was driven by only one of the three sets of parallel stator winding circuits. The
other two stator winding circuits were left floating. The star-points of all the stator windings
were unconnected for these tests. Given the construction of the machine, we assume that
the per-phase circuit model element values are virtually identical.
3.4.2 Determining Machine Parameters Using Transient Data
Using machine startup transient current and voltage transient data along with a numerical
simulation, we can refine the rough parameter estimates found using the blocked-rotor and
no-load tests.
Using a well-known direct-quadrature (dq) axis model3 of the machine, we can formulate
a simulation of the machine during startup and steady-state operation. Using the block-
rotor and no-load equivalent circuit model element values in Table 3.1 as an initial guess, we
can use multidimensional nonlinear least-squares curve fitting routines to find more accurate
3See [3,11] for complete treatments of dq-axis models and Park's Transform.
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Table 3.2: 230 VRMS Induction Machine Circuit Model Values From Data Fitting
Simulation-Fitted Values
Ra 2.0 Q
X1  2.8 Q
X 2  2.8 Q
XM 42.09 Q
R 2  1.5 Q
J 0.0168 kg-M 2
estimates to these model parameters, See Appendix B for a full listing of the necessary
Matlab code. Using the initial guesses from Table 3.1 and the code from Appendix B, the
circuit parameters in Table 3.2 were found to be optimum.
We note here, that the dynamic model used in these simulations also makes use of the
rotor moment of inertia, J. Given our initial guess of J = 0 kg -M 2 , the simulations converge
on something decidedly more realistic than our first assumption4 . It is interesting to note
that the final values and those of the initial block-rotor and no-load estimates are quite
close. The only notable changes are the stator winding and rotor resistances.
The most telling result, however, is in the simulated phase current waveforms versus the
laboratory-observed phase currents. Figure 3-7 shows these results. We can see that the
steady-state estimate is perfect, and the transient behavior is almost ideal.
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(a) Transient and Steady-State Simulated and Observed Phase Current Data.
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Figure 3-7: Simulated and Observed 230 VRMS Machine Phase Currents.
' 39 ~
-I - - Simulation
- Experimental
0-
E
-CU
20
10
0.6
E
-Simuation
---.- -x--imental-E erimental
005 01 0 10 02 025 03
-10
-20
4
-1
-2
-3
-4
06 061 062 063
- .......-- -- -- - -- - - -
- - -
--.. .... - -
. .. . .. .. . .. . .. .. ... .. ... .. ... .. . -
0

Chapter 4
Three-phase Rectifiers
R ECTIFIER circuits consist of one or two rectifier devicesi per phase. Generallyspeaking, rectifier circuits come in two flavors-half-wave and full-wave rectifiers.
Half-wave rectifier circuits present only one diode drop from AC source to DC output.
These circuits connect the input AC to the output DC during only one half-cycle of the
source. Full-wave rectifiers present two diode drops from source to output, and connect
the AC input to the DC output during both positive and negative portions of the AC
waveform [1,9,21].
In the work presented here, we deal with polyphase full-wave rectifier circuits, and in
particular, three-phase circuits. Polyphase rectifier circuits consist of a number of rectifiers,
e.g. diodes, whose cathodes or anodes are connected together. The devices sharing a
common cathode are connected to a number of voltage sources by their anodes. The devices
sharing a common anode and connected, by their cathodes to the these same voltage sources.
The common anode and common cathode busses form the output DC bus [9]. Figure 4-1
shows an example n-phase full-wave rectifier.
ivacuum diodes, semiconductor diodes, SCRs, or even transistors
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Figure 4-1: A general n-phase full-wave rectifier topology.
4.1 Modes of Operation
Rectifier circuits operate in three distinct modes, continuous conduction mode (CCM),
discontinuous conduction mode (DCM), and on the border between CCM and DCM. During
CCM, there is at least one rectifier device conducting at any given time. Discontinuous
conduction mode is characterized by periods of time in which all of the rectifier circuit
diodes are reverse biased, and thus not conducting. The rectifier circuit output filter,
the load being driven, and the AC-side driving-point reactances determine the mode of
operation [2].
Figure 4-2 shows a generic three-phase rectifier circuit with a generic second-order,
resonant, LC filter, and a generic load impedance, Z1 . Note that AC-side reactances have
been omitted from the schematic. These reactances are normally present in the form of
mains wiring inductance or transformer secondary leakages.
The output EMI (electromagnetic interference) filter 2 , or tank, has some Q, or quality
factor, which we can define a number of ways. Assuming that the load, ZL, is purely
resistive3
ZL = R
2 EMI filters attenuate current harmonics that might otherwise interfere with other devices connected to
the driving source
3 This is a fairly reasonable assumption given the output operating frequencies-very near DC with much
smaller amplitude harmonic content.
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Figure 4-2: A generic three-phase rectifier with generalized output filter.
we can define the Q as
Q =R
L
R
zo
where we define the filter characteristic impedance
Zo = rL
for this LC filter, and indeed for the parallel LC as well [2,15].
A given network's Q is most generally described by
Q =wC energy stored
average energy dissipated
Large values of Q, corresponding to L being small, or non-existent, correspond to operation
in DCM. Smaller values of Q correspond to CCM [1, 2,6,15,26].
~ 43 ~
4.1 Modes of Operation
'IL
+C ZL
Three-phase Rectifiers
4.1.1 Continuous Conduction Mode
In this mode of operation, the tank resonance is such that the input current must be
reasonably close, in terms of frequency content, to the output voltage ripple. The behavior
is readily seen in Figure 4-3(a). These simulated waveforms for an LC output filter with
a Q of more than 5, which is much lower than needed to enter DCM, show that there is
indeed constant conduction into the output filter. In addition, we can see the voltage ripple
frequency from the current ripple. The current ripple is twice the AC-side voltage frequency,
fL, and thus the voltage waveform will have a 2 fL ripple frequency.
4.1.2 Discontinuous Conduction Mode
In this regime, the voltage across the tank will appear sinusoidal regardless of the current
flowing into the tank. For extremely large values of Q, the input current can approach
a train of delta functions [2, 14]. Any AC-side inductance decreases the magnitude and
increases the duration of the phase current pulses during DCM [1, 14].
In DCM, the rectifier acts, in effect, as a peak detector. Given the output filter con-
nection shown in Figure 4-2 , we see that the phase currents are pulses at the peaks in
line-to-line voltage. For example, given an output filter consisting of only a shunt capaci-
tor, that is L = 0 and thus Q - o, we see the waveforms in Figure 4-4.
Intuitively, any given diode becomes forward biased and conducts when the line voltage
exceeds the filter capacitor voltage. The capacitor voltage rises with the phase voltage now
being conducted. The line voltage then reverse biases the diode, and the AC-line current
stops conducting. Now the capacitor is discharged through the load resistance [9,21]. For
large values of the load resistance R, the capacitor remains charged, and thus phase current
conduction doesn't happen until the line voltage is sufficient to forward bias the diode. This
is another way of looking at the phase current dependence on Q.
It is of interest to note that AC-line side inductances can drastically change the operating
characteristics of rectifier circuits. Given an inductance in series with each of the AC-side
4
again, we are concerned with DCM, so the filter Q is large
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(b) Phase-to-neutral voltages and phase currents in CCM.
in CCM.
Figure 4-3: CCM rectifier circuit waveforms for small Q.
sources, the phase-current cannot change quickly 5 . This causes the line currents to be spread
out and, given enough AC-side inductance, can push a rectifier into CCM from DCM. AC-
line inductances can be either intentional, in the case of chokes, or non-ideal parasitics, such
as transformer leakages or simple line inductance [1, 2,9,21]. In this thesis, the AC-side line
reactances are physically realized in the equivalent stator leakages of an induction machine.
For a sufficiently large machine with large series leakages, a DCM rectifier may operate in
5This is the idea behind chokes.
~ 45 ~
Three-phase Rectifiers
Vac Vab
la
voltages and the corresponding phase current
Va
Z ' a
pulses in DCM.
Vb
Vc
Ib
(b) Phase-to-neutral voltages and phase currents in DCM.
Figure 4-4: DCM rectifier circuit waveforms for large Q.
CCM when connected with these machines.
Discontinuous conduction mode rectifier circuits are used primarily in light-load, con-
stant voltage situations [21. Given the intuitive description of a DCM rectifier operation
given in this section, we can see this. If an excessive amount of current were drawn from
the filter capacitor, the capacitor voltage would droop quickly, causing the next phase6 to
conduct immediately. This increased load affectively lowers the Q of the output filter and
6 in terms of phase current conduction orders
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4.2 DCM Rectification with Center-Tapped DC Busses
pushes the rectifier into CCM operation.
The system described in this work makes exclusive use of three-phase rectifiers using a
shunt filter capacitor and a relatively large Q filter, thus DCM operation is of particular
interest.
4.2 DCM Rectification with Center-Tapped DC Busses
Consider the center-tapped rectifier filter in Figure 4-5. The load voltage, V is split across
the shunt filter capacitance. This rectifier topology, while still a DCM operation circuit,
operates differently than the DCM circuits.While the circuit in Figure 4-2 qualitatively acts
Filter IL
I + +
Ia C
ZL V,
1Va /\1 Vb C' 
'0
Figure 4-5: A center-tapped DC bus three-phase rectifier.
as a line-to-line voltage peak detector, the center-tapped rectifier, when operating in DCM,
acts as a line-to-neutral voltage peak detector. This can be seen in the waveforms presented
in Figure 4-6. The phase-to-neutral voltage, phase current, and corresponding line-to-line
voltages are shown. In this plot, it is clear that the AC-side line currents happen during
phase-to-neutral peaks.
Intuitively, this is can be explained in the same fashion as was used to explain the line-
to-line peak detection observed in the DCM operation rectifier in Figure 4-2. In this case
however, the top diodes will conduct if the device anodes are raised above 1- with respect to
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Figure 4-6: Center-tapped DC bus three-phase rectifier waveforms.
the center node 7 between output capacitors. By the same token, the bottom diodes conduct
only when the voltage source connected to the device cathodes drops below _V.
We have assumed this circuit is operating in DCM, therefore the output resistance must
be large, such that the RC time constant of the filter is significantly longer than an AC-
side voltage period. In addition, we are assuming a low-load condition, as was discussed in
Subsection 4.1.2.
The circuit presented in Figure 4-5 is of particular interest because it provides a path
for zero-sequence current (Chapter 2), I0. Triple-n harmonic currents present in the driving
source can circulate from the source to the load and back again.
4.3 Phase-Controlled Rectifier Load Voltage
Consider the circuit in Figure 4-5 driven with the line-to-neutral voltages
Van =Vi sin (Lot) + V3 sin (3wt + 03) (4.1)
Vn =Vi sin Wt + 27 + V3 sin (3ot + 03) (4.2)3 )
twe will ignore diode drops in analysis. At the high voltages we will be dealing with, one diode drop is
insignificant.
-
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Vc = Vi sin wt - - + V 3 sin (3wt + #3 ). (4.3)3)
It is clear that increasing the magnitude, V3 , of the third harmonic5 , with respect to the
fundamental magnitude, injected into the rectifier circuit in Figure 4-6 will change the DC
output voltage, V. Less obviously, changing the phase, #3, of the third harmonic with
respect to the fundamental will change the center-tapped rectifier output voltage.
SPICE simulations 9 show that the average output voltage, V1, varies with the third
harmonic phase, #3 as shown in Figure 4-7. The system has been simulated with and
without commutating inductance10 over a range of #3 = 0 to 27. In the same plot, we
can see the average output voltage for the same rectifier given no third harmonic voltage
component.
In this simulation, we assumed
V1 = 120 VRMS
V3 = 10% x V1
LAC = 7.427 mH/phase or 0 H/per phase
C = 750 pF
Z = 300Q
It is important to note that the waveforms in Figure 4-7 are not simply sinusoids. A
sinusoidal fit matching perfectly at the extremes, near #3 = 0 and 7r, deviates, at #3 1,
from the simulated results by approximately 15% of the V swing.
The simulations in Figure 4-7 indicate that, with the appropriate control, the DC out-
put voltage of the rectifier in Figure 4-6 can be adjusted in a controlled manner. A control
scheme in which the three-phase fundamental voltage and a third harmonic are generated,
8 We will only work with the third harmonic and ignore all other triple-n harmonics.
9See Appendix C for a complete SPICE netlist and associated code listing.
'
0AC-side line inductance
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Figure 4-7: Center-tapped rectifier Vl variation versus third harmonic phase, 4 3-
and the third harmonic added with varying phase, with respect to the fundamental compo-
nent of phase A, would provide a means for adjusting a rectifier circuit output for changing
regulation needs.
4.3.1 Phasor Representation of Phase-Control
Given the drive waveforms in Equations 4.1 - 4.3 and the observation that polyphase rectifier
circuits operating in DCM act as peak detectorsil, we argue that we need a method of
determining the time-domain waveform amplitudes as functions of the third harmonic phase,
#3d
To determine the time-domain waveform amplitude maximums, first find the time at
"See Subsection 4.1.2.
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4.3 Phase-Controlled Rectifier Load Voltage
which the waveforms are maximized. Simply differentiating with respect to time, t,
d
_Van = 0.dt
Manipulation yields the expression
-V _ cos (3wt + #3 ) (44)
3V 3  cos (ot)
The manipulations for finding the time at which V, and V,, are maximized are similar.
Equation 4.4 does not yield an analytic expression for the time, t, in terms of arbitrary
#3, V, and V3 . We must, therefore, numerically determine t, then, using Equations 4.1 -
4.3, determine the relative voltage swing at the rectifier circuit input for varying 03. In so
doing, we can arrive at a qualitative description of the behavior simulated and shown in
Figure 4-7.
An alternative approach involves the use of the phasor description of polyphase systems
outlined in Chapter 2. If we plot a number of line-to-neutral phasors as the time argument
is swept, we see the third harmonic component modifies the phasor trajectories of all the
phase phasors as shown in Figure 4-8. For 03 = 0 and V3 = 10% x Vi = O.1V, the full
voltage waveform phasors have been plotted along with the third harmonic phasor rotations
at integer multiples of !. Note that this phasor trajectory is the same for all phases, A,
B, and C. The phasor trajectory plots differ only in their t = 0 beginning point. All of the
trajectories lie in the exact same positions on the plane.
As 03 is increased from 0, the curve in Figure 4-8 rotates clockwise, with #3 = 7r setting
this curve orthogonally to the plotted orientation. We can use this curve and its rotations
to describe the behavior seen in Figure 4-7. In the simulated waveforms, the rectifier circuit
is being driven with sine waves1 . In this case, we are concerned with the the sine wave
time-domain amplitude at a given third harmonic phase offset, 0 3 . Using phasor plots, we
simply find the magnitude of the curve projection on the imaginary axis.
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Figure 4-8: Line-to-neutral input voltage phasors.
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Figure 4-9 shows the line-to-neutral voltage phasors for q3 = 0, 1, and 7r. These2'
plots were generated assuming 120 VRMS fundamental amplitude and V3 = 10% of the
fundamental amplitude.
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Figure 4-9: Line-to-neutral input voltages, parameterized by time at varying 43.
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The phasor projections on to the imaginary axis qualitatively show the relationship
between V, and #3 demonstrated in the simulations of Figure 4-7. This same technique can
be used with more general systems, see Appendix D.
This tool is useful enough to show us when the third harmonic-excited rectifier output
V is the same as a rectifier driven with no third harmonic. For example, in the case of no
AC-side inductance, imagine a circle of radius 120 Vrms plotted on the curves of Figure 4-
9. We rotate the phasor trajectories by changing 03. When the phasor curve and the
120 VRMS radius circle intersect at the imaginary axis, the 93 angle corresponds to V with
third harmonic injected at #3 being equal to V1 without third harmonic injection.
Unfortunately, because the AC-DC conversion process that takes place through any
given rectifier diode is inherently nonlinear, it is very difficult to derive an analytic rela-
tionship between the AC-side wave shape and amplitude and the average output voltage.
From the phasor plots of Figure 4-9 it may be possible to develop an analytic framework
for quantitatively determining the average output voltage.
4.4 Phase-Controlled Rectifier Input Impedance
Given the rectifier circuit in Figure 4-5 and the drive waveforms presented in Equations 4.1 -
4.3, we may be interested in the rectifier input impedance 13 . From a SPICE simulation we
can determine the fundamental component of the rectifier input impedance as a function of
the the third harmonic phase, #3. The SPICE simulation, from which the data in Figure 4-
10 comes from, does not include the AC-side inductances. See Appendix E for a full code
listing of the simulation tools.
Figure 4-10 shows that this rectifier, to a first-order approximation, has a significant
amount of reactive power flowing out of the circuit and back into the source' 4 . The input
impedance angle, 9 (Zi,) is quite large, varying by as much as ! over the range of 93-4
Also of interest is that the input impedance magnitude is minimized near 3 = 7r. This
1 3 Here, we mean to describe the input impedance in the describing function sense of the term [15,22,25].
4 This point is especially important if the rectifier circuit is connected in parallel to an induction machine
whose operation will be effected by any reactive power components pushed into the stator MMF.
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Figure 4-10: Line-to-neutral input impedance versus varying #3.
point corresponds to the maximum average output voltage, V, from Figure 4-7. We find that
the power into the rectifier, and thus the load, is maximized near 3 = 7r and minimized
near 03 = 0.
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Chapter 5
Multi-stator Winding Induction
Machines as DC Voltage
Regulators
U SING THE ideas developed in Chapters 2, 3, and 4, we can design a system inwhich both a specially-wound induction machine is used both as a electromechanical
conversion device and as a transformer. By driving this machine appropriately, we can
provide adjustable voltage regulation through a number of rectifier circuits.
5.1 System Description
By driving one set of stator windings in the multiple-stator induction machines described
in Chapter 3, and connecting the other stator windings to center-tapped rectifier circuits,
as described in Chapter 4, we can control the machine operating dynamics and regulate the
rectifier average output voltage.
Given the physical construction of the machines, as described earlier, it is our contention
that, using a triple-n harmonic excitation in addition to the polyphase fundamental drive,
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the machine control and rectifier circuit voltage regulation can be completely decoupled.
5.1.1 Machine Stator Connections
Consider a three-stator three-phase induction machine. The first set of stator windings,
labeled Vai, Vbl, Vci, and V, 1 for the phase A, B, C, and neutral point, is driven with
a wye-connected voltage source. The machine stator winding neutral and the drive source
neutral are connected. In doing so, we allow the presence of triple-n harmonics, specifically,
we allow the third harmonic to excite the system.
The machine construction specifically rejects the induction of third harmonics in the
rotor barsi, and as such, to first order, the third harmonic should not affect the rotor
MMF and flux waves. In addition, the tri-filar nature of the stator windings gives rise to
transformer action between stator windings. We can therefore, use the second and third set
of stator windings as the secondaries of a set of three-phase transformers.
The second set of stator windings, labeled Va2, Vb2, Vc2 , and Vn 2 , are connected to a
center-tapped three-phase rectifier circuit in which Vn2 is shorted to the center-tap on the
DC bus. This configuration allows any third harmonics to circulate from the source2 into
the rectifier load and back.
The third set of stator windings, labeled Va3, Vb3, Vc3 , and Vn3 , are connected to a
normal three-phase rectifier circuit. The rectifier circuit DC bus may be center-tapped, but
the center-tap must be allowed to float. In doing so, the rectifier will reject third harmonic
currents into the load.
This system configuration allows us to demonstrate control of the average output voltage
of one rectifier, V2, independently of V3 . This functionality will be demonstrated solely
through the driving of the induction machine by its first stator winding.
We denote the line-to-neutral voltages of the first set of stator windings as Vani, Vbnl,
and Veni. The line-to-neutral voltages for the second set of stator windings is denoted by
Van2, Vbrt2, and Vcn2 . The third set of stator circuit line-to-neutral voltages are similarly
Ias explained in Subsection 3.2.1
2
where "source" is used to define the stator windings not being driven
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denoted. We denote the first set of stator circuit phase currents by Ial, Ibi, Ibi, and the
zero sequence current 101. Similar notation is used for the second and third parallel stator
circuits.
Given the system connection described herein and schematically presented in Figure 5-1,
we can control the induction machine electromechanical conversion process by any number
of well-known drive schemes, such as constant V-Hz, field oriented, or flux-weakening control
[3,11,12].
In addition to the voltage waveforms necessary for these control schemes, we excite
the machine with addition third harmonic with a controllable phase shift, 03. Using this
phase as our control variable, we are able to shift the average output voltage, V2, around
a nominal operating point as described in Chapter 4, and specifically in Figure 4-7. In
contrast, because the third set of stator windings does not allow triple-n harmonics to
circulate, the average output voltage V3 remains relatively constant with respect to changes
in #3.
5.2 Experimental Verification
An HP-6834B 3 Phase Power Source/Analyzer was connected to one set of stator windings
of a 230 VRMS, multiple-stator induction machine. The remaining stator windings were
connected to three-phase rectifiers as shown in Figure 5-1. The rectifiers both used filter
and load components
Road = 300 Q
Cit = 750 pF
Initially, the first set of stator windings, Vai, Vbl, Vci, and Voi, was driven without
third harmonic excitation, that is only 120 VRMS line-to-neutral fundamental. The line-to-
neutral voltage for phase A of all three stator circuits was measured. Figure 5-2 shows the
voltages of these line-to-neutral voltages with a purely fundamental drive. The top panel in
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Figure 5-1: Multiple-stator Induction Machine Driving Three-Phase Rectifiers.
Figure 5-2 corresponds to the drive line-to-neutral waveform from the HP-6834B. The next
two waveforms, labeled Van2 and Van3, are the phase A line-to-neutral voltages presented
to the inputs of the three-phase rectifiers shown in Figure 5-1.
We can see some distortion in the line-to-neutral voltages Van2 and Van3 in Figure 5-2.
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Figure 5-2: Rectifier-loaded Stator Line-to-neutral Voltages With Purely Fundamental
Drive.
This distortion was not seen in same winding line-to-neutral voltages when the second and
third parallel stator circuits are left floating, as seen in Figure 3-5. That is, connecting
the rectifier circuits as shown in Figure 5-1 causes some distortion in the line-to-neutral
waveforms despite the fact that these same harmonics are not present in the drive waveform,
Vani. This is somewhat expected as these rectifiers are operating in DCM and are pulling
a number of higher-order current harmonics out of the machine stator circuits3.
Figure 5-3 shows the experimentally-collected phase A current waveforms for this drive.
The machine was excited with the same 120 VRMS, purely fundamental, voltage drive as
shown in Figure 5-2 We can clearly see the rectifiers are operating in DCM, as predicted
3see Subsection 4.1.2
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in Chapter 4. In addition, it is immediately obvious
windings is connected to a center-tapped rectifier
current between the rectifier and stator windings.
from Ia24 that the second set of stator
circuit with a path for zero-sequence
It is also interesting to note the total
input phase current into the machine, Ia1, has very little harmonic content.
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Figure 5-3: Rectifier-loaded Stator Line Currents With Purely Fundamental Drive.
Next, a drive voltage made up of fundamental and third harmonic with #3 = 0 was
applied to the machine stator using the HP-6834B. The third harmonic amplitude was 10%
of that of the fundamental, itself 120 VRMS line-to-neutral. Figures 5-4 and 5-5 show the
line-to-neutral voltages for phase A of each of the stator circuits and phase currents of all
the stator winding circuit A phases.
Again, we can see that the rectifier circuits remain in DCM. The Ia2 waveforms have
4 fron the tell-tale impulse shape of the phase current
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Figure 5-4: Rectifier-loaded Stator Line-to-neutral Voltages With 10% Third Harmonic
Drive.
become shorter and wider. The theory and simulations of Chapter 4 predict that the output
of this rectifier, V2 , should be lower than the case of a drive sans third harmonic excitation.
This would correspond to a smaller impulse of current being delivered to the rectifier output
filter during line-to-neutral voltage peaks. This seems to be the case in this experimental
data.
Additionally, the shape of non-center-tapped rectifier line currents have stayed the same
with the injection of additional harmonic content. Note, however, that the location of the
Ia2 peaks with respect to the Ia3 conduction has shifted to later in a given cycle with the
addition of triple-n harmonics. This has lead to a distortion of the drive-stator line currents,
Iai, in comparison to the purely-fundamental drive.
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Figure 5-5: Rectifier-loaded Stator Line Currents With 10% Third Harmonic Drive.
Lastly, the first set of stator windings, Vai, Vbl, Vc1 , and Vni, were driven with fun-
damental plus third harmonic while varying #3 values. The fundamental, Vi, in this ex-
periment was 120 VRMS and the third harmonic amplitude was 10% of the fundamental
amplitude. The outputs of the rectifier circuits were measured, and the data are presented
in Figure 5-6.
In this plot, we see that the output from the center-tapped rectifier 5 , V2 , does indeed
change as we would expect as #3 is adjusted. In addition, the three-phase rectifier not
sharing a neutral connection with its driving stator winding, the third set of stator winding
circuits, does not show significant variation on the rectifier output voltage, V3 , as the third
harmonic is added to the drive waveform at time t ~ 15 sec, nor when the phase of the
5 see Figure 5-1
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Figure 5-6: Varying Third Harmonic Excitation Using an HP-6834B.
third harmonic is changed. This also agrees with the theory developed earlier.
5.3 Drive Scheme
For simplicity, imagine we can implement a rudimentary V-Hz control scheme at the voltage
source, denoted by Van, Vbf, and V, in Figure 5-1. Let us assume you can generate
spectrally pure voltage sinusoids of the appropriate size and frequency. We can express the
drive voltages for all time,
= V (t) sin (wt) + V3 (t) U (t - T) sin (3wt + #3)
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Vbn (t) = VI (t) sin wt + 2r + V3 (t) U (t - T) sin (3wt + #3) (5.2)3)
Vn (t) = V1 (t) sin wt - -7 + V3 (t) U (t - T) sin (3wt + # 3), (5.3)3
for the time-varying
w = Q(t), (5.4)
03 = < (t) , (5.5)
and time-varying fundamental and harmonic amplitudes, V1 (t) and V3 (t), respectively.
Note the Heaviside step, U(t - T) [1, 5,18,23]. This is explicitly included because we do not
intend to inject third harmonic into the machine during the startup transient. Therefore,
we choose a value of T larger than the startup transient time. For the experiments carried
out in this work, we also generate constant-amplitude third harmonics, so
V3 (t) = V3.
5.4 Drive Electronics
Generating AC waveforms of varying amplitudes and frequencies can be realized in myr-
iad architectures. All of these systems can be classified as DC-AC voltage converters, or
inverters [9].
Multi-level inverters create voltage waveforms of varying amplitude, and as such, can
provide excellent spectral purity. For low frequency operation 6 at the required voltage
levels, multi-level inverters are difficult to realize [9].
Bridge inverters come in two flavors, full and half bridge. These circuits act in reverse
of the AC-DC rectifier bridges we examined in Chapter 4. Switches are turned on and off
to conduct either positive of negative DC sources, producing a rough time-varying voltage.
6 Small induction machines are rated for 50/60Hz, which is very low frequency
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With appropriately chosen switching times or angles, these architectures are provide very
high spectral purity at low frequencies. In addition, these circuits are quite easy to build
in comparison to multi-level inverters. Full bridge inverters make use of twice as many
devices as their half-bridge brethren, and the full bridge architecture allows the output
voltage three levels: the DC positive supply voltage, the DC supply negative voltage, and
zero volts [2,9,12].
The inverter configuration used in this system makes use of a half-bridge topology.
Amplitude control is affected by the use of pulse width modulation, or PWM, of the output
voltage [9, 12].
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Chapter 6
Voltage Inverter
A S DISCUSSED in Chapter 5, the three-phase voltage drive used in this systemmakes use of a half-bridge voltage inverter. An International Rectifier PIIPM15P12DO07X1
programmable isolated IPM (Integrated Power Module). This module incorporates a three-
phase bridge inverter, a three-phase diode rectifier, a TI TMS320LF2406A DSP, and a
number of power supplies and isolation in one package [4,20].
6.1 Integrated Power Module
Figure 6-1 shows the bridge inverter setup. External three-phase AC is supplied from
mains at 60Hz, 120VRMS, line-to-neutral. This mains supply is connected directly to the
PIIPM rectifier input pins. The DC output bus is made up of two large off-board capacitors
connected in series at the rectifier output.
The center of these caps provides a neutral for the output AC waveforms. The capacitors
split the DC voltage fairly evenly, and thus, V, floats nearly halfway between the positive
and negative DC rails. The symmetry of this output DC bus can be improved by placing
the capacitors in parallel with two large, matched resistors. Protection diodes are provided
to provide a discharge path through a bleeder resistor, and ensure that neither capacitor
the trailing "X" denotes an experimental part. Documentation for this part can be found under the
moniker PIIPM15P12DO07.
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charge negatively during discharge.
Mains Rectifier DC Bus
:x x A 24001iF
-I
-
- -2400pjF
Vn B
DC-AC Half-Bridge
+
VDC
rake - Va - IVb Vc
Figure 6-1: Half-bridge Voltage Inverter.
The bridge is made up of three half-bridge IGBT inverters. The IGBT gates are driven
with on-board gate drives, and the switching waveforms are commanded by the incorporated
TI DSP. The phase voltages, Va, Vb, and Vc are switched between the positive and negative
DC supply voltages to produce AC waveforms. By using PWM control at the IGBT gates,
we can dither the output average amplitude and frequency.
The brake control is not used in the current experimental setup.
6.1.1 PIIPM Connections
The PIIMP module has a number of off-board connections that must be made in order
to operate the module. The connections are shown in Figure 6-2. See the Power Module
Frame Pins Mapping section in [20] for more information. The capacitor bank that forms
the DC bus is connected across the the DC OUT+ and DC IN- pins. The DC OUT+ and
DC IN+ pins are shorted together. The three-phase mains is connected to the IN1, IN2,
and IN3 spade lugs on one of the short sides of the package. The AC output from the bridge
is available on the spade lugs opposite the input lugs, OUTI, OUT2, and OUT3.
Two small daughter cards connect to the JTAG and RS-485 connector sockets 2 , J2 and
Ji, respectively, in the middle of the module. The J1 and J2 socket pin 1 locations are
marked in Figure 6-2 with a small white dot. Figure 6-3 shows one such daughter card,
2The connectors are Molex 53916-0204 connectors. They mate with Molex 54167-0230 or 52991-0208
connectors [20].
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Figure 6-2: PIIPM15P12DO07 Embedded Driving Board.
with pin 1 highlighted in the upper-left hand corner3 . The J1 and J2 connectors do not
have an intrinsic orientation, but pin 1 of the daughter card and pin 1 of the PCB socket
must be properly aligned.
Figure 6-3: PIIPM JTAG and RS-485 Daughter Card.
The JTAG connector pins 19 and 11 (or 19 and 1) must be shorted together to enable
firmware programming via the serial communication interface. In the experimental setup, a
switch has been installed and labelled to enable either DSP firmware programming or DSP
execution of the loaded firmware.
3The daughter card pin 1 is denoted here by a black box. The pin numbering continues in a counter-
clockwise fashion.
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Table 6.1: PIIPM J1 Connection Table.
PIIPM J1 Pin 4850T9L Serial Converter
1 RDB+ (receive +)
2 RDA- (receive -)
3 TDA- (transmit -)
4 TDB+ (transmit +)
6 +12 VDC ISOLATED
7, 10 GND ISOLATED
PIIPM J1 Pin Isolated DC Supply
17, 18 fuse, diode, +15 VDC
19, 20 GND
PIIPM J1 Pin Misc.
13 General purpose digital I/O pin.
The RS-485 connector, Ji, handles the serial communications. A B&B Electronics
4850T9L RS-232 to RS-485 isolated converter [17] is used to converter the PIIPM differen-
tial serial signals to single-ended RS-232 levels. The converter positive and negative receive
pins, RDB+ and RDA- respectively, are connected to the PIIPM RS-485 connector pins
1 and 2, respectively. Pin 3 is connected to the converter TDA-, and the PIIPM RS-485
connector pin 4 is shorted to the converter TDB+. The converter and the RS-485 connector
share an isolated 12 V supply (GND connected to pins 7 and 10 on the PIIPM and +12 V
connected to pin 6). Pins 17 and 18 on PIIPM RS-485 connector are connected through a
diode and a 200 mA fuse to an isolated 15 V supply. Pins 19 and 20 are connected to the
common of the same supply. Pin 13 of the PIIPM RS-485 connector is a general-purpose
digital I/O pin, and was used for debugging purposes.
Converter Settings
The B&B Electronics converter used is configured for 38.4 kbps operation with termination
enabled. The converter is wired to the PIIPM J1 connected as shown in Table 6.1, and the
serial converter configuration switches are set as is shown in Table 6.2
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Table 6.2: 4850T9L Serial Converter Configuration DIP Switches.
Switches/Jumpers State
Switch 1
Switch 2
Switch 3
Switch 4
Switch 5
Switch 6
Switch 7
Switch 8
SD
RTS
Off
Off
Off
On
Off
Off
Off
On
Open
Open
This IRF power module makes use of the TI TMS320LF2406A 16-bit fixed point DSP.
The Texas Instruments CodeComposer StudioTM was used for development purposes. The
inverter software is written in a mixture of C and assembly. In addition, the software
makes use of the Texas Instruments C initialization and runtime routines provided for the
TMS320LF2406A. A complete code listing is included in Appendix F, Listing F.1.
6.2.1 DSP Configuration
Preparing the PIIPM DSP for use involves
1. Disabling interrupts: This can be done setting the intm bit.
2. Setting the Watchdog Control register: The WDCR register, at memory location
0x7029, controls the watchdog timer. We set is to 0x68 in order to disable the
watchdog.
3. Configuring the processor clock PLL: This allows the system to select the DSP
system clock frequency. In the case of the voltage inverter described herein, the CPU
clock frequency is set to 40 MHz.
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4. Setting up the PWM generation hardware: Before running the PWM hardware,
the timers, various polarity registers, and dead-band4 units must be setup.
5. Masking off the appropriate interrupts: The TMS320LF2406A allows the pro-
grammer a small number of hardware interrupts with a secondary level of software
flags to determine which peripherals triggered an interrupt.
6. Enabling interrupts: Clearing the intm bit re-enables interrupts.
6.2.2 PWM Generation
The ISR, periodic-isr in Listing F.1 is serviced every 600 machine clock cycles, or every
1
600 x 4 = 15p s.40 MHz
Each time this ISR is serviced, the previous location in a sine table is incremented for
the fundamental and third harmonic. That is, the table is stepped-through three times as
quickly for the third harmonic as for generation of the fundamental.
The control variable, 03 5 , is applied to the table lookup argument during the ISR.
Relative magnitudes of the fundamental and third harmonic are applied inside the ISR as
well.
The fundamental phase voltages are phase-shifted with respect to each other to produce
balanced three-phase waveform. Lastly, the third harmonic amplitude is added to each
phase, and the results are stored in the three full compare registers, CPMR1, CPMR2, and
CPMR3.
Between this and the next interrupt, a timer will count up to 300, or half of the interrupt
service time, and then back down to zero, at which point, the ISR will be entered. The
value of the counter is independently compared against the compare registers, generating
the gating signals for the bridge IGBTs [8]. See Figure 6-4.
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4 to avoid switch shoot-through
5 phase3 in the code of Listing F.1
6.2 Bridge Control
Gating Signals Generated
TCMPR1 Reg
300 Interrupt
~~~ -- ---~~~  
-- serviced
t
600
Figure 6-4: Carrier PWM Generation Scheme.
The V-Hz control is implemented outside the ISR. The step size through the table and
the multiplicative amplitude are adjusted6 , and these values are used during the next ISR.
In addition, 03 is adjusted outside the ISR as well, with new values of #3 being applied to
the output waveforms during the next interrupt.
6
ramped-up, in effect
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System Operation
IN THIS chapter, we demonstrate the operation of the voltage drive described in Chap-
ter 6. After verifying the voltage inverter operation, we continue on to demonstrate a
full system in which we vary a three-phase rectifier output voltage while maintaining drive
on the induction machine.
7.1 Voltage Inverter Operation
Using the software in Appendix F, we demonstrate a constant V-Hz startup while driving
an induction machine. Following the V-Hz ramp to steady state, third harmonic is injected
into the machine. The phase of the third harmonic, #3, with respect to phase A voltage is
varied.
7.1.1 Inverter Operating Procedure
The inverter, as pictured in Figure 7-1, is made up of the International Rectifier PIIPM,
a capacitor bank, and a set of output chokes to attenuate high-frequency currents. All of
these components, along with the serial converter and various indicators are located in a
protective enclosure (Figure 7-1).
The procedure for programming the inverter is as enumerated below.
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Figure 7-1: Inverter Enclosure.
1. Turn single-phase AC on. The red "AC on" light will glow.
2. Switch the DSP Mode switch, on the side of the enclosure, to "Program".
3. Turn the +15 VCD isolated lab supply on.
4. Begin programming the DSP by running' the Flash burning software on the connected
PC.
5. Turn off the +15 VCD isolated lab supply when the software has completed the
firmware transfer.
'First check the object file for unintentional Flash passwords using the software in Appendix F, List-
ing F.8.
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Programming the Flash is complete. Now the inverter can run, driving the induction
machine and rectifiers. Running the inverter is very similar to the programming procedure,
except the DSP Mode Switch is set to select the "Run" mode. In addition, the three-phase
breaker must be turned on before the isolated lab supply is turned on. When three-phase
mains is connected to the inverter, the read light next to the three-phase breaker will
illuminate. To stop the inverter, simply turn the isolated +15 VDC supply off.
7.1.2 V-Hz Ramp
The 230 VRMS induction machine was connected to the inverter by only one stator winding
circuits. The remaining stator windings were allowed to float. That is, Vai, Vbl, Vi, and
Vni were connected to Va, Vb, Vb, and V, on the inverter, respectively. Va2, Vb2, Vc2,
V,2 on the second set of winding circuits and Va3, Vb3, V, 3 , and Vn3 on the third set of
windings were allowed to float.
The V-Hz ramping software in Appendix F was loaded, the DSP was started, and
the connected induction machine was allowed to startup over several seconds. The phase
current, Iai, into the machine was recorded during the startup transient. Figure 7-2(a)
shows the startup transient time-domain waveforms. Figure 7-2(b) shows the FFT of the
collected data. We can see the amplitude ramping from the time-domain waveform. The
frequency ramp can been seen in the band of frequencies from 0 to nearly 60 Hz in the FFT
of the signal.
It is important to note that the initial large current ramp, from t = 0 to t = 13 s, and
subsequent dip arise from the initial rotor friction. The dip occurs when the rotor actually
starts to turn.
7.1.3 Third Harmonic Injection
The induction machine was again connected to the inverter by one of its three stator winding
circuits. The other two windings were allowed to float. Following a V-Hz ramp, the inverter
excites the machine with fundamental plus third harmonic.
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Figure 7-2: Machine Phase A Input Current, Ial, Startup Transient.
The steady-state line-to-neutral voltage waveforms for 03 ~ 0 are shown in Figure 7-3.
One can clearly see the i phase shift between waveforms. The PWM voltage waveforms
contain large amount of higher-order harmonics due to the high switching frequency 2 , but
the reactance of the machine stator and the series chokes attenuates the high-frequency
components in the current flowing into the machine.
Figure 7-4 shows the line current flowing from the voltage inverter into the machine
on phase A with #3 ~ 0. The data shows that the high-frequency components have been
attenuated, producing relatively smooth waveforms. Figure 7-5 shows the spectral content
of both the line-to-phase voltage, Vani, and the phase A line current, Iai.
We can see that the voltage waveform contains roughly an order of magnitude less,
-20dB, third harmonic than fundamental. This is precisely the amount of third harmonic
the software was written to produce.
The phase of the third harmonic, 93, was then moved from #3 ~ 0 to #3 ~ E. In
the discussion of Section 4-5, we determined that #3 = 0 corresponded to a minimum
time-domain line-to-neutral voltage waveform amplitude, Vani, for example. In that same
2
approximately 65 kHz
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Figure 7-3: Phase-to-neutral Voltage Waveforms with 10% Third Harmonic at 3~ 0.
discussion, we found that third harmonic injected at 03 = was near the maximum time-
domain line-to-neutral voltage waveform amplitude.
The steady-state line-to-neutral voltage waveforms for #3 are shown in Figure 7-9 2
6. Again, one can see the 3 phase shift between waveforms. It is difficult to make a
comparison between the amplitudes of the voltage waveforms in Figures 7-3 and 7-6.
We can model the machine stator, in steady-state, with an equivalent circuit model.
This circuit model is certainly linear, and as such, we can compare the time-domain line
current waveforms at #3 ~ 0 and 3 ~~! I. Figure 7-7 shows the line current into the
machine on phase A given the drive voltage waveforms in Figure 7-6. Comparing the
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Figure 7-4: Phase A Line Current Waveform with 10% Third Harmonic at #3 0-
relative magnitudes of the time-domain waveforms in Figures 7-4 and 7-7, we do find that
the later case, #3 ~ !, has a amplitude of approximately 3.5 A versus approximately 2.5 A
with #3 ~ 0. Again, as this system is roughly linear in steady state, the voltage waveform
amplitudes would also demonstrate this difference.
The spectral contents of the line-to-neutral drive voltage, Vani, and the corresponding
line current, Ial, with #3 ~ 1 are shown in Figure 7-8. Just as in the #3 ~ 0 case illustrated2
in Figure 7-5, the voltage waveform contains approximately 10% third harmonic. The rela-
tive amplitudes of the voltage and current harmonics of Figures 7-5 and 7-8 are consistent.
There is some distortion in the fundamental of the second case, #3 ~1!. This can be seen
as a "smearing" of the fundamental peak in Figure 7-8.
These experimental data show that the voltage inverter described in Chapter 6 can
produce voltage and current waveforms of the appropriate spectral content to control the
coupled induction machine-rectifiers system.
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Figure 7-5: Input Waveform FFTs with 10% Third Harmonic at <3 ~ 0.
7.2 Voltage Modulation Through Harmonic Excitation
The 230 VRMS machine was connected to the voltage inverter and two three-phase rectifiers
as shown in Figure 7-9. The inverter terminals Va, Vb, Vc, and Vn are connected to the
first set of machine stator winding circuits, Vai, Vbl, Vi, and Vni, respectively.
A center-tapped three-phase rectifier is connected to the second set of machine stator
winding circuits, Va2, Vb2, Vc2 . The rectifier DC bus center tap is shared with the second
stator winding neutral, Vn2. We denote the rectifier load voltage with V2.
A second center-tapped three-phase rectifier is connected to the third set of machine
stator winding circuits, Va3, Vb3, Vc3 . The rectifier DC bus center tap is left floating,
disconnected from any of the winding circuit neutrals. We denote this rectifier load voltage
by 3.
Given the theory, simulation, and experimental results from Chapters 4 and 5, we expect
that by varying the phase of any third harmonic driven into the machine by the voltage
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Figure 7-6: Phase-to-neutral Voltage Waveforms with 10% Third Harmonic at #3 ~ 2
inverter, the load voltage V2 will vary as a function of this third harmonic phase, 0 3. In
addition, we should see no variation in the second rectifier load voltage, V3, with respect to
variations in #3. This functionality was demonstrated by means of an HP-6834B 3 Phase
Power Source/Analyzer in Chapter 5.
The voltage inverter described in Chapter 6 was loaded with the firmware from Ap-
pendix F, Listing F.1. This firmware produces a V-Hz ramp on startup, motoring the
machine to steady-state. Once steady-state has been reached, the inverter firmware begins
producing third harmonic as described in Subsection 7.1.3. This harmonic component is
created at a phase offset, 03, with respect to the phase A line-to-neutral voltage.
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Figure 7-7: Phase-to-neutral Current Waveforms with 10% Third Harmonic at #3 ~
The variable # was slowly varied between 0 and 7r radians, and the rectifier load volt-
ages, V2 and V3 , were measured. The results are presented in Figure 7-10. We see less than
10 V of variation on V3 , and approximately 20 V of variation on V2. The variation seen on
V2 is comparable to the simulated results presented in Chapter 4, specifically in Figure 4-7.
While the PWM inverter realized in this thesis does not produce 120 VRMS line-to-
neutral voltage, as seen in the voltage waveforms of Figures 7-3 and 7-6, and so Figure 7-10
cannot be directly compared to the curves of Figure 4-7, the system performance can be
compared in terms of relative voltage variation with respect to the rectifier load voltage
without third harmonic injection.
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Chapter 8
Conclusion
G IVEN AN induction machine with multiple parallel stator winding circuits, ex-hibiting tight transformer coupling between the individual phases of each circuit, a
system in which the machine can be operated in a traditional fashion and a tunable DC bus
can be realized. Each of the machine stator winding circuits, that is, each of its three-phase
field windings, must be electrically isolated from the remaining field windings. In addition,
the stator circuits should be wye-connected, with physical access to the neutral points of
each field circuit.
Imagine such a machine, in which the stator is made up of three parallel, three-phase,
stator winding circuits. The first of these circuits is driven by a wye-connected voltage source
in which the source neutral node and the stator star point are shorted. This connection
allows triple-n, specifically third harmonic, line current components into the machine.
The voltage drive waveforms present at the first set of stator circuits will be present
on the remaining machine stator circuits if these winding circuits are tightly-coupled,
magnetically-speaking. These stator winding circuits can, in effect, be used as two three-
phase transformers. The primary of both transformers is driven from the voltage source,
and the secondary transformer winding represent the two remaining stator winding circuits.
A three-phase rectifier with a center-tapped output DC bus is connected to one of the
remaining sets of winding circuits, and the rectifier DC bus center node is shared with the
~ 87 ~-.
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star point. We denote this rectifier output voltage, V2 . Given this rectifier connection, third
harmonici current components can flow from the rectifier-connected stator windings into
the rectifier. This thesis shows, through simulation and experiment, that the DC output
voltage at this rectifier, V2 , varies as a function of the phase of the third harmonic, #3,
from 0 to !. If #3 at these stator winding circuits can be controlled, V2 can be tuned to
accommodate for DC bus load changes and variations in the fundamental component of the
drive voltage, for example.
For test purposes, an identical rectifier circuit is connected to the last set of winding
circuits, however, the center tap of the rectifier DC bus is not shared with the neutral of
the last stator winding circuits. The last rectifier output load voltage is referred to as V3.
Given this connection, triple-n current harmonics cannot flow into the rectifier. It is shown
in this thesis that this last rectifier DC output voltage, V3, is not tunable as a function of
A half-bridge, PWM voltage inverter is developed to drive the first set of stator wind-
ings. This drive is capable of delivering balanced three-phase current, as well as varying
amounts of third-harmonic current at controlled harmonic phase, #3. Using this inverter, a
system, in which V2 is modulated as a function of 93 while V3 remains relatively constant,
is demonstrated.
8.1 Further Work
8.1.1 Voltage Inverter
The voltage inverter presented in Chapter 6 is presently fairly unsophisticated. The PWM
switching frequency on the half-bridge IGBTs is approximately 65 kHz, and the devices are
being hard-switched. The device switching transients could be improved with the use of
snubber circuits around each device [2,91. While the snubbers would decrease the efficiency
of the bridge, it is not crucial that this piece of power electronics be efficient in this proof-
lor any triple-n
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of-concept stage.
In addition, the scheme used to generate the PWM duty cycle values is a simple sine
wave lookup table. It has been shown in [2, 9] that there are a number of methods for
generate PWM duty cycle values that result in better spectral-purity in the output AC
waveforms. As was shown in Figures 7-5 and 7-8, the voltage waveforms produced by the
inverter have a large amount of lower-order harmonics in addition to the intentional third
harmonic. Eliminating these lower-order harmonics may eliminate any variations in the
rectifier out voltage, V3, not predicted in theory, simulation, or experimental verification
with the HP-6834B 3 Phase Power Source/Analyzer.
8.1.2 Multiple-Stator Machine Characterization
A new steady-state model of the machine could be developed. Specifically, the equivalent
circuit model for the transformer action happening between parallel stator circuits can be
investigated. In addition, it is unclear what the effect of a load with reactive components
on the non-driven stator winding circuits has on the electromechanical operation of the
machine.
In addition, the injection of triple-n harmonic causes substantial zero-sequence current
in the machine. This results in significant stator back-iron heating. The effect of heating
on machine performance has not be investigated.
8.1.3 Rectifier Model
An analytic model for the variation of rectifier DC output voltage as a function of harmonic
phase has not been developed. Currently, we only have simulated and qualitative models
for this behavior. It may be possible to develop a fully analytic model of this behavior.
8.1.4 DC Voltage Control
The #3 to V2 relationship shown in simulation and experimental results in Chapters 4, 5, and 7
is intriguing from a voltage control standpoint. Using straightforward feedback, an output
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reference voltage, Vref could be set and V2 could be made to track Vref by commanding the
inverter to dynamically vary #3 to adjust for any disturbances in the system.
The system control could be realized through a lookup table, a simple linearization of the
V2 (#3 ) characteristic, or an analytic model if an analytic V2 (#3) can be developed. Improved
models of the machine, specifically the stator circuit transformer action, would aide in
providing an accurate frequency-domain model for steady-state and transients through the
driven stator winding circuits and into the secondary and tertiary winding circuits.
The Texas Instruments DSP used to realize the voltage inverter has a on-board multi-
channel ADC. Through proper isolation and some analog front-end circuitry, the rectifier
output voltages, in addition to any necessary phase current and line-to-neutral voltages, can
be sampled directly and used in the inverter DSP firmware. This platform offers enough
computation power and speed 2 to dynamically vary #3 in reaction to changing V2 .
~'-. 90 ~-.'
2 40MIPS in its current incarnation
Appendix A
A derivation of the triple-n
requirement in Wye-connected
three-phase systems
Given a Wye-connected balanced load driven with a sinusoidal voltage three-phase system,
as shown in Figure A-1, we show that all triple-n current harmonics must be zero. The
current into the common node of the load must sum to zero,
Ia + b + Ic = 0. (A.1)
and we define the phase currents as
00
Ia =3 Ik
k=1
00
Ib = Ik
k=1
Ib k YIt
k=1
- cos (kwt + #k)
(wt +
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A derivation of the triple-n requirement in Wye-connected three-phase systems
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Figure A-1: Three-phase Wye-connected source and load with disconnected star-points.
Using the trig identity
cos (a + b) = cos a -cos b - sin a - sin b
We can rewrite Equations A.3, A.4 as
Ib = EZIk cos
k=1
Ic = Ik cos
k=1
(kwt + 4k -
(kwt + Ok) - cos
cos (k
k2
~k 3
- sin (kut) sin
+ sin (kwt) sin
Using Equations A.1, A.2, A.5, and A.6 we sum the expressions for the phase currents
Ia Ib+Ic = 0 = Il cos(kLt + I I
k=1
+ 2 cos (k )].
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I1
Solving for the summation argument, we find
Ik 1+2cos k =0,
and thus, the requirement is satisfied for
I z4 0, k=3-ni1, nEZ
Ik = 0, k=3-n, n E Z
Thus, we see that all non-triple-n harmonics can exist in this system, but triple-n current
harmonics cannot.
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Appendix B
Fitting DQ-Axis Models to
Machine Data
Using block-rotor and no-load tests, a set of rough machine parameters are determined.
Using these initial parameter estimates and transient phase current and line-to-neutral
voltage of the same machine during initial startup, the Matlab code in Listing B.1 performs
a nonlinear least-squares fit over the machine parameters.
Listing B.1: fit-data.m
% Jack Holloway. fit-data.m
% This is the wrapper for the data-fitting routines.
%inital guesses
rs = 2.0; % Stator resistance
rr = 1.5; % Rotor resistance
Xm = 42.09; % Magnetizing Impedance, in Ohms on a 60 Hz base
X1s = 2.80; % Stator Side Leakage Impedance, in Ohms on a 60 Hz base
Xlr = 2.80; % Rotor Side Leakage Impedance, in Ohms on a 60 Hz base
10 J = .0168; % Rotor Inertia
BI 0.0; % Load Damping Coefficient
T1 0.0; % Load torque.
%We have to introduce an arbitrary phasing component.
phi = 0.0; % phase component
init-guess [rs, rr, Xm, X1s, X1r, J, BI, phi, TI];
% Load current , voltage , and time data from the motor.
20 load vas. dat ;
load ias.dat;
time ([1: vas (1) vas (2))
vas = vas(5:vas(1)+4);
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% remember: scale the current as per the setting of the
% current probe. Here: 10A/div and the scope is set to 10mV/div
ias = 10/(10e-3)*ias (5:ias(1)+4);
% trim the data to the right domian (time). We just want
% the startup transient.
% time index 1100 (in the current/voltage data) puts us
% pretty close to the beginning of the startup transient ...
time = time(1100:length(time)) - time(1100);
% start at time zero
vas = vas(1100:length(vas));
vas = vas - mean(vas); % remove any DC offset
ias = ias (1100: length ( ias ));
ias = ias - mean( ias ); % remove the DC offset from the probes
exp-data [time , vas , ias ] ;
% lower/upper bound on the params:
LB = zeros(size(init-guess));
UB = Inf*ones (size( init-guess ));
UB(length(8)) = 2*pi;
params = lsqcurvefit (@runind-param, init-guess , time, exp-data, LB, UB);
disp ([ 'rs , rr , Xm, X1s, X1r, J, B1,
disp (params)
out = runind-param (params , time);
hold off ;
plot (out(: 1), out (: ,3) ,
hold on;
plot(time, ias);
grid on;
hold off;
ylabel( 'I{as}(Amps) ');
xlabel( 't (secs) ');
legend( 'Simulation ' , 'Experimental')
Listing B.2-B.4 are Matlab code for transient and steady-state simulation of an induction
machine with the given parameters.
Listing B.2: runind-param.m
function out = runind.param (lump, time)
% [time, vas, ias] = runind.param ([rs, rr, Xm, Xis, X1r, phi], time)
% This script runs the AC induction motor simulation during free acceleration
% This software is distributed in the hope that it will be useful , but
% WITHOUT ANY WARRANTY. It is for educational use only. Please do not
% distribute or sell this software or remove the copyright notice.
% Copyright, 1995, 1998, 2000 Steven B. Leeb
% Modified Jack Holloway Aug 2003
global P rs rr Xm Xis Xir we J Bl vds vqs vqr vdr TI
% A few things from indparam not specified by the function params
phi, TI'])
10
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%070%%%%%%%%%%%%%%%0/07700700907
P = 4; % Number of poles (*not* pole pairs)
20 % Use the below values for initial guesses in lsqcurvefit
%rr Rotor resistance
%Om Magnetizing Impedance, in Ohms on a 60 Hz base
%X1s Stator Side Leakage Impedance, in Ohms on a 60 Hz base
%Xlr Rotor Side Leakage Impedance, in Ohms on a 60 Hz base
we 377.; % Base electrical frequency , rads per second (60 Hz)
%/j Rotor Inertia
%Bl Load Damping Coefficient
vds 0.0; % D axis stator voltage
vqs = 120*sqrt(2); % Q axis stator voltage (120V RMS).
30 vqr 0.0; % D axis rotor voltage
vdr = 0.0; % Q axis rotor voltage
TI 0.0; % Load torque
rs = lump(: ,1);
rr = lump(: ,2);
Xm = lump(: ,3);
XIs = lump(: 4);
Xir = lump(: 5);
J lump(: 6);
40 BI lump(: , 7);
phi = lump(: ,8);
TI = lump(: ,9);
disp (lump)
state0 = [0 0 0 0 0 0]
[tout ,yout] = ode45( 'ind ',time, stateo);
%setup the arbitrary phase angle.
50 yout(:,6) = yout(:,6) + phi;
[im, m2] = convind (tout , yout);
ias = m2(: ,2);
vas = m2(: ,5);
out = [time, vas, ias];
Listing B.3: ind.m
function [slopes] ind (t , statev)
% [slopes] = ind(t , statev)
% This script computes the state variable derivatives for a fifth
% order model of a balanced, three phase AC induction machine.
% The state variables are the D and Q stator and rotor fluxes , and
% the rotor speed (wr).
% Use this script with ODE45 to simulate the performance of the
% induction machine.
10 %
% Run indparam.m to load sample machine parameters before simulating.
% This software is distributed in the hope that it will be useful, but
% WITHOUT ANY WARRANTY. It is for educational use only. Please do not
% distribute or sell this software, or remove the copyright notice.
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% Copyright , 1995, 1998, 2002 Steven B. Leeb
% The variable w determines the reference frame in which the simulation
% will be conducted. With w = 377, the simulation variables will be in
20 % a synchronously rotating reference frame.
global P rs rr Xm Xis X1r we J BI vds vqs vqr vdr Ti
w = 377.;
Lm = Xm/we; % This is the magnetizing inductance
Lis = Xis/we; % Stator leakage
Lir Xlr/we; % Rotor leakage
Las = Lis + Lm;
Lar = Lir + Lm;
lamqs statev (1);
30 lamds statev (2);
lamqr statev (3);
lamdr statev (4);
wr statev (5);
th = statev(6);
D = Lm*Lm - Las*Lar;
idr = (Lm*lamds - Las*lamdr)/D;
iqr = (Lm*lamqs - Las*lamqr)/D;
iqs = (Lm*lamqr - Lar*lamqs)/D;
40 ids = (Lm*lamdr - Lar*lamds)/D;
si = (vqs - w*lamds - rs*iqs );
s2 = (vds + w*lamqs - rs*ids);
s3 = (vqr - (w - wr)*lamdr - rr*iqr );
s4 = (vdr + (w - wr)*lamqr - rr*idr);
% P is the number of poles , *not* pole pairs
T = (3/2)*(P/2)*(lamqr*idr - lamdr*iqr);
s5 = (P/2)*(T - Tl)/J;
s6 = 377;
50 slopes [si s2 s3 s4 s5 s6]
Listing B.4: convind.m
function [m,m2] = convind(t ,y);
% [m,m2] = convind(t,statev)
% This script transforms the DQ stator and rotor fluxes computed using
% ind.m and ode45 back into laboratory frame stator currents and voltages
% e.g., ias and vas for phase a.
% The variable w determines the reference frame in which the simulation
% will be conducted. With w = 377, the simulation variables will be in
10 % a synchronously rotating reference frame.
% On return the output matrices m and m2 contain:
% m = [ids iqs idr iqr ];
% m2 [T ias ibs ics vas vbs vcs];
% This script also plots the simulated rotor torque versus speed on return.
% This software is distributed in the hope that it will be useful , but
% WITHOUT ANY WARRANTY. It is for educational use only. Please do not
% distribute or sell this software, or remove the copyright notice.
20 %
% Copyright , 1995, 1998, 2002 Steven B. Leeb
% Modified Jack Holloway, 2003
global P rs yr Xm Xis X1r we J BI vds vqs vqr vdr Ti
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% select reference frame (see ind.m)
w = 377.;
Xm/we; %
Xis/we; %
Xlr/we; %
Lis + Lrn;
Lir + Lm;
This is the magnetizing inductance
Stator leakage
Rotor leakage
lamqs
lamds
lamqr
lamdr
wr
th
Lm*Lm - Las*Lar;
= (Lm*lamds - Las*lamdr)
= (Lm*lamqs - Las*lamqr)
= (Lm*lamqr - Lar*lamqs)
= (Lm*lamdr - Lar*Iamds)
T = (3/2)*(P/2)*(lamqr.*idr - lamdr.*iqr);
cos(th).*ids - sin(th).*iqs;
cos(th - 2.*pi/3.).*ids - sin(th
cos(th + 2.*pi/3.).*ids - sin(th
cos(th).*vds - sin(th).*vqs;
cos(th - 2.*pi/3.).*vds - sin(th
cos(th + 2.*pi/3.).*vds - sin(th
- 2.* pi /3.).* iqs ;
+ 2.*pi/3.).* iqs-;
- 2.*pi/3.).*vqs;
+ 2.*pi/3.).*vqs;
m = [ids iqs idr iqr];
m2 = [T ias ibs ics vas vbs vcs];
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50
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Appendix C
Simulating Rectifier Ouput Voltage
Versus Third Harmonic Phase
The Matlab code in Listing C.1 sweeps the phase of the third harmonic voltage component
with respect to the fundamental of phase A of a three-phase system. A SPICE model of a
three-phase rectifier, Listing C.2, is used for the circuit simulation.
The Matlab code in Listing C.1 makes use of Mike Perrott's HSpiceToolbox, available
at the MIT MTL High-Speed Circuits and Systems group webpage.
Listing C.1: run-sim.m
% [phase, Vout, Vout-w-ACL] = run-sim(third-amp)
% Jack W. Holloway
% Spring 2003
% Sweeps the phase of the third harmonic. V3 = amp*V1
% We assume a 120VRMS fundmental drive
function [ phase-vec , outamp, outamp-comm] runsim (amp)
phase-vec = [O:pi/96:2*pi];
outamp = zeros(size(phase-vec));
10 outamp.comm = zeros(size (phase.vec));
% Machine commutation inductance
for XIs = [0 , 7.427e-3]
k = 0;
for phase = phase-vec
k = k+1;
disp (['Third harmonic (', num2str(100*arnp),'%), '
num2str(180/pi* phase) , degrees.',...
num2str(100*k/length(phase-vec ))
20 '% done. Commutation L' , num2str( XIs*1e3)
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'F. '3 ) ;
command = 'sed s/\<DELAY\>/'
num2str(phase *180/ pi)
'/ rectifier . sp. templ I sed s/\<AMPIII\>/'
num2str(amp*120*sqrt (2)) ...
' sed s/\<XLS\>/', num2str(Xls)
'/> rectifier.sp'];
[s w] = system(command);
30 [s w] = system('hspice rectifier .sp');
datfile = loadsig('rectifier 
.trO');
[s w] system( 'rm . /*. trO . /*. ic ./*. stO');
vout evalsig(datfile , 'vp-vm');
t = evalsig ( datfile , 'TIME');
%get rid of -ALL- of the transient.
N = length(t);
40 if( Xls ~= 0)
outamp-comm(k) = mean(vout(1000:N));
else
outamp(k) = mean(vout(1000:N));
end;
end;
end;
Listing C.2: rectifier.sp.templ
3-PHASE RECTIFIER WITH Center-tapped DC bus
* Jack Holloway, Fall 2002.
. option temp=27
.param AMPI=169V
.param AMPJIII=<AMPIII>V
.param DELAY=<DELAY>
.param Xls=<XLS>
.MODEL diode D Rs=1
10
VP1_1 PlinL P1_3 sin (0 AMPI 60Hz 0 0 0)
VP1_3 P1_3 GND sin (0 AMPIII 180Hz 0 0 DELAY)
LphaseA PlinL Plin Xls
Dlp Plin Vp diode
Din Vm Plin diode
VP2_1 P2inL P2_3 sin (0 AMPI 60Hz 0 0 120)
VP2_3 P2_3 GND sin (0 AMP-III 180Hz 0 0 DELAY)
LphaseB P2inL P2in Xls
20 D2p P2in Vp diode
D2n Vm P2in diode
VP3_1 P3inL P3_3 sin (0 AMPI 60Hz 0 0 240)
VP3_3 P3_3 GND sin (0 AMPII1 180Hz 0 0 DELAY)
LphaseC P3inL P3in Xls
D3p P3in Vp diode
D3n Vm P3in diode
Cload-p Vp GND 750u
30 Cload-m GND Vm 750u
Rload-p Vp GND 150
~ 1L02 ~
Rload-m GND Vm 150
. options gmin=le-9
options ABSTOL-2e-9
. options VNTOIL2e-3
.options RELTOL-2e-3
options post
.tran 0.025ms 2.Os Oms
40 .op
end
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Appendix D
Phasor Representation of
Phase-Control
The phasor description used in Subsection 4.3.1 can be applied to describe the voltage
variation at the output of a polyphase center-tapped rectifier circuit driven with an arbitrary
set of harmonics.
Given a k-phase center-tapped rectifier with excitation voltages
= Vi sin (wt +
ZVm sinl (mwt + #bm)
27 , sin m wt++) +mm
2k + V, sin (m (t + 2) + m)
(k - 1) + Y.Vm sin (m (wt + (k - 1) + M
m
we can describe the input line-to-neutral time-domain waveform amplitudes for any har-
monic phase shift, #m. Plotting the curves over all time and finding the imaginary axis
Van = V1 sin (wt) +
Vbn = Vi sin (wt +
Ven = V sin (Wt +
Vkn
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intercept with the resultant curve provides us with an AC-side time-domain amplitude.
This, in turn, gives is a qualitative representation of the average output voltage amplitude.
As bm is varied, we see how the average output voltage varies.
Mathmatically, we simply plot the angle and magnitude of the complex representations
of the drive voltages. For example, the kth phase-to-neutral voltage in a k-phase system
with injected lth harmonic becomes
Vi = Ve(j(t+(k-1)T)) + Ve(jIl(t+(k-1) )+i )
at a given wt.
This phasor simplifies to the first line-to-neutral voltage for all systems and all wt,
Vn = V~e(0W0 + VC(LJ~t+01))
Ploting these phasors for varying k and I at q1 = 0 yields the curves in Figure D-1
These plots all assume the excitating harmonic amplitude is 10% of the fundamental
amplitude, 120VRMS in this case. Of particular not is the 11th harmonic of Figure D-1(f),
in which the curve has begun to intersect itself. Plotting systems with more phases results
in the exact same curve shape. The curve shapes are strictly a function of the order of the
harmonic excitation.
We can see that a rotation of 0 2  - in the second harmonic case (a) will maximize the
22
time-domain waveform amplitude. For the fourth harmonic, we see #4 = + will maximize
the time-domain waveform amplitude.
For our sinewave drive, Figure D-1(d) shows us that for some fifth harmonic excita-
tion, 5 = 0 maximizes the time-domain waveform. In addition, this same phase, 5 = 0
maximizes a cosine-fundamental' voltage waveform in the time-domain.
In the case of the sixth harmonic, Figure D-1(e), in order to maximize the time-domain
waveform for a sinewave drive, the harmonic phase must be 96 = -1. This procedure isprcduei
lobserve the real-axis crossing
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Figure D-1: Generalized phasor harmonic plots for a three-phase systems.
very general and can be applied to any polyphase system for one harmonic excitation.
It is interesting to note that added different amounts of more than one harmonic allows
one to affect multivariable control on the system. By independently varying the phase
of, say, two harmonics, we would arrive at a spherical polar plot, in which we would be
interested in one of the axis crossing2
2 depending on whether or not the system is being driven by cosines or sines
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Appendix E
Simulating Center-Tapped
Rectifier Input Impedance
The Matlab code in Listing E.1 sweeps the phase of the third harmonic voltage component
with respect to the fundamental of phase A of a three-phase system. A SPICE model of a
three-phase rectifier, Listing E.2, is used for the circuit simulation.
The line current1 fundamental Fourier component, parsed from the HSpice ouput using
Listing E.3, magnitude and phase, are used to compute the input impedance of the rectifier.
The Matlab code in Listing E.1 makes use of Mike Perrott's HSpiceToolbox, available at
the MIT MTL High-Speed Circuits and Systems group webpage. The code in Listing E.3
is derived from work in [26].
Listing E.1: run-impedance-tests.m
Jack W. Holloway
Spring 2004
Sweeps the phase of the third harmonic.
We assume a 120VRMS fundmental drive
phase-vec = [0:pi/256:2*pi];
Zin-phase = zeros(size( phase-vec));
Zin-mag = zeros(size (phase-vec));
V = zeros(size(phase-vec));
I = zeros(size(phase-vec));
amp = 0.1;
Xis = 0;%7.427e-3;
1
current into the rectifier
V3 = 0.1* VI
10
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k 0;
j sqrt ( -I);
close all ;
for phase = phase-vec
k = k+1;
disp (['Third harmonic (', num2str(100*amp),
num2str(180/pi*phase) , ' degrees..',...
20 num2str(100*k/length( phase-vec ))
'% done. Commutation L=' ,num2str(Xls*1e3)
'F. ']);
command ['sed s/\<DELAY\>/'
num2str(phase*180/pi)
'/ rectifier .sp.templ I sed s/\<AMPIII\>/'
num2str (amp*120* sqrt (2)) ...
'/ I sed s/\<XLS\>/', num2str(Xls
'/ > rectifier.sp'];
30 [s w] = system(command);
command [ 'AVANTDLICENSEFILE=/us r / l o c a l / flexm /'
'licenses/license.dat hspice rectifier .sp '
'> out . txt '];
Is w] = system (command);
[s w] = system ( './ impextract . sh out .txt I grep -v HSPICE > four .dat ');
four = load('four.dat');
% Voltage fundamental
V1 = four(1);
% Voltage phase, absolute
40 PhiV = four(2)*pi/180;
% Current Fundamental
11 = -1*four(3); % note the direction of the current in SPICE
% Current phase, absolute
Phil = four (4)*pi/180;
% four(5) = FREQ of fundamental
datfile = loadsig('rectifier .trO
[s w] = system('rm ./*.trO ./*.ic ./*.st0 ./out.txt ./four.dat');
V(k) = Vi*exp(j*PhiV);
1(k) = Il*exp(j*PhiI);
50 Zin-phase(k) = PhiV - Phil;
Zin-mag (k) = VI/I ;
end;
Zin-phase = unwrap( Zin-phase);
phase = phase-vec;
Listing E.2: rectifier.sp.templ
3-PHASE RECTIFIER WITH Center-tapped DC bus
* Jack Holloway, Fall 2002.
option temp=27
.param AMPI=169V
.param AMPIII=<AMPIII>V
.param DELAY=<DELAY>
.param Xls=<XLS>
.MVDEL diode D Rs=1
10
VP11 PlinL P1-3 sin (0 AMPI 60Hz 0 0 0)
VP1_3 P1-3 GND sin (O AMPIII 180Hz 0 0 DELAY)
LphaseA PlinL Plin Xls
Dip Plin Vp diode
Din Vm Plin diode
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VP2_1 P2inL P2_3 sin (0 AMPA 60Hz 0
VP2_3 P2_3 GND sin (0 AMP-III 180Hz
LphaseB P2inL P2in Xls
D2p P2in Vp diode
D2n Vm P2in diode
VP3_1 P3inL P3_3 sin (O
VP3.3 P3_3 GND sin(0
LphaseC P3inL P3in Xls
D3p P3in Vp diode
D3n Vm P3in diode
AMP-I 60Hz 0 0 240)
AMPIII 180Hz 0 0 DELAY)
Cload-p Vp GND 750u
Cload-m GND Vm 750u
Rload-p Vp GND 150
Rload-m GND Vm 150
. options gmin=le-9
. options ABSTOL--2e -9
.options VNTOL-2e -3
options RELTOL-2e-3
.four 60 v(PlinL) i(VP1_1)
. options post
tran 0.025ms 2.Os Oms
.op
.end
Listing E.3: impextract.sh
#!/bin/bash
# extract impedance parameters from input spice file
# this script grabs the fundamentals of the fourier series
# resulting from '.four FREQ v(in) i(vinm)
# Written by Riad Wahby, Spring 2004
grep -A7 'v(plinl)' $1 1 grep '^[[:space:]]*1[[:space:]] ' \
awk 'BEGIN {OFS=" ," ;} {print($3,$5);}' > $2.v
grep -A7 'i(vp1_1)' $1 grep '^[[:space:]]*1[[:space:]] ' \
awk 'BEGIN {OFS-" ,";} {print($3,$5,$2);}' > $2. i
paste $2.v $2.i I tr '\t'
rm $2.i $2.v
20
0 120)
0 0 DELAY)
30
40
10
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TI TMS320LF2406A DSP
F.1 Constant V-Hz Control with Third Harmonic Injection
This appendix contains the entirety of the code used to implement the V-Hz ramp and
steady-state <03 sweeping used in Chapter 7.
Listing F. 1 contains the C-code used to initialize the TI DSP, setup the PWM generation
system, clear any PIIPM hardware faults, and then generate the appropriate duty cycle
values for the inverter PWM scheme.
Listings F.2-F.5 are header files necessary for the code in Listing F.1 to compile and
run.
Listing F.1: mot-cntl.c, top-level control software
/* Jack W. Holloway, code for a motor drive based on the LF240xa *7
#include <stdlib.h>
#include " regs240x . h"
#include "pwm/include/F2407pwm.h"
#include "sysvecs.h"
#include "sine.h"
#include <mnath.h>
10 #define WAIT-STATES 0x40;
#define SETLO(x,b) ((x)&=~(1<<(b)))
#define SET-HI(x,b) ((x)l=(1<<(b)))
#define PI 3.1415927
#define TWOPI 6.2831853
#define TWOPIIBYTHREE 2.0943951
#define SEVENPI 21.9911485751286
~ 113 r-'-
TI TMS320LF2406A DSP
#define ONEBYTWOPI 0.159154943091895
20
#define RAMPTIMER 256000L
#define TIMER 300
#define OFFSET 150
// OFFSET is always half of TIMER
void interrupt periodic-interrupt-isr (void);
void interrupt phantom(void);
void trap (void );
void setupPLL (void);
30 void setupPWM(void);
void resetPWM-fault (void);
#define disable-ints () asm(" setc intm ")
#define enable-ints () asm(" clrc intm ")
/* pwm stuff */
unsigned long isr-count = 0;
int ramping = 0;
40 double gain = 0.0; /7 fund gain
double rad-advance 0.0;
double rad = 0.0;
/* used in the ISR */
double phase3 0.0; // phase of third harmonic w/ respect to phase A
double gain3 0.0;
main ()
{
50 double rampval;
const double const rad -advance = 2.0*TWOPI/TABRES;
const double const-gain = 0.5*TIMER/32768.0;
double phase3_temp ;
disableints (;
WDCR = 0x68;
setup-PLL (;
60 setupPWM (;
IFR = Oxffff; /* Clear all interrupts. */
IMR = 0x0002; /* Enable INT2. */
EVAIFRA = Oxffff ; /* Clear all EV1 group A EV interrupt flags. *7
EVAAIA = 0x0080; /* Enable Timer 1 period interrupt interrupts *
ramping = 1;
enable-ints (;
70
while(ramping = 1)
{
/* If we are ramping voltage , we need to adjust
the gain and table step size. Oh my.
*/
rampval = (double) isr-count /RAMP-TIMER;
//change the freq and gain multipliers .
// normally, rad-advance = 2*PI/TAB_RES
rad-advance rampval*const-rad advance
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80 gain rampval*const gain;
gain3 0.0;
/* are we done ramping? If so, get out of this loop */
if (isrcount >= RAMP-TIMER)
ramping = 0;}
gain3 = const-gain*0.1; //percentage of 3rd harmonic
gain = const-gain - gain3;
90 while (1)
{
/* we are now at steady state. Let 's do some
control ...
/* We'll flip the phase of the third harmonic between 0 and PI
every so many counts through the ISR ...
100 if(isr-count >= 16000L)
{
/* update the phase info of the f_3 */
if (phase3 == 0.0)
phase3 = P1/3;
else if(phase3 > 0.0)
phase3 = 0.0;
*/
phase3_temp = phase3 + PI/12;
110 phase3 = fmod(phase3_temp, TWOPI);
isr-count = 0;}
/* otherwise , wait..}
/* end main() */}
120 /* Serviced at every timer interrupt -
we reload the compare registers here. */
interrupt void periodic-interrupt-isr (){
double third ; //amount of third harmonic
double rad..a , rad_b, rad _c;
double rad3;
disable-ints ();
130 isr-count++;
rad = rad + rad.advance;
rad = fmod(rad, TWOPI);
rad3 = 3.0*rad + phase3;
rad3 = fmod(rad3, TWOPI);
third = gain3*lookup-sin(rad3);
rad-a = rad;
rad-b = rad + TWOPIBYTHREE;
rad-c = rad - TWOPIBYTUREE;
140
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/* Phase A duty cycle */
CMPR1= (int)(gain*lookup-sin(rad-a) + third) + OFFSET;
/* Phase B duty cycle */
CMPR2 = (int )(gain*lookup-sin (rad-b) + third) + OFFSET;
/* Phase C duty cycle */
CMPR3 = (int)(gain*lookup-sin(rad-c) + third) + OFFSET;
/* Done with the ISR */
IFR = Oxffff; /*
IMR = 0x0002; /*
EVAIFRA = 0 x f f f f;
EVAIMRA = OxOO80;
enable-ints ();
Clear all interrupts. */
Enable INT2. */
/* Clear all EV1 group A EV interrupt flags. *7
/* Enable Timer 1 period interrupt interrupts */
debugging tool *7
trap ()
//Square wave on the contactor pin (#13) on the serial connector.
MCRA = MCRA&(~0x4000);
//make that pin an output pin
PBDATDIR = PBDATDIIR10x4000;
while (1) {
i f (GPICONA & (1< <13))
PBDATDIR = 0 x0040 ;
else
PBDATDIR &= ~0x0040 ;
}
150
160
170
180
/* setup the PLL module */
/* 40MHz with a 10MHz on-board Xtal *7
SCSR1 = OxO000;
setupPWM(void)
/* setup the modules *7
//Setup pin (#13) on the serial
MCRA = MCRA&(~0x4000);
PBDATDIR = PBDATDIRI0x4000;
/* Set 73PWM low *7
SETLO(MCRC, 10);
SETHI(PFDATDIR, 10); /7
SETLO(PFDATDIR, 2);
// Select
Output
// Pin lo
/* reset any faults *7
resetPWM-fault (;
/* Set up PW the correct way:
SCSR1 1= 0x0004;
T1PR = TIMER; /* Timer */
connector as a digital IO pin.
IOPF2
,W
*/
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setupPLL ()
I
/* a
void
{
void
{
I
void
{
190
200
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DBTWNA = DBTCONINITSTATE;
/* Setup the bridging IGBT gate
ACTRA = COMPARELAL +
COMPARE2AH +
COMPAREAL +
COMPARE4AH +
COMPARE5_AL +
COMPARE6AH ;
CMPRI = 0
CMPR2 = 0;
CMPR3 = 0
/* Phase A duty
/* Phase B duty
/* Phase C duty
cycle
cycle
cycle
driver polarities */
*/
*7
*/
COMcONA-0xa200;
TICON = PWMINITSTATE;
MCRA J= OxOfcO;
/* Setup done */
reset.PWM-fault (void)
int i ;
/* Clear faults on drivers *7
SETLO(MCRC,3); // Select IOPE3
SETHI (PEDATDIR, 1 1); 77 Output
SETHI(PEDATDIR,3); 77 Pin high
SET-LO(PEDATDIR,3); 77 Pin low
/* Assert latch reset */
SETLO(MCRB,8);
SET.H1(PDDATDIR,8); 77
SETLO (PDDATDIR, 0);
for (i=0;i <100; i++)
asm("nop");
SET-H I(PDDATDIR, 0);
// Select IOPDO
)utput
77 Pin low
// Delay to allow the latch to reset
77 Pin high
lookup-sin(double arg)
// TAB-RES entries for 2*PI radians.
int index, normal-arg = 0;
normal-arg = (int )((arg*ONEBYTWOPI)*TAB.RES);
if(normal-arg >= TAB-RES)
normal-arg = normal-arg - (TAB-RES - 1);
else if(normal-arg < 0)
normal-arg = TABRES + normal.arg;
return sinetab I normal-arg ;
interrupt phantom()
Listing F.2: regs240x.h, TMS320LF2406A system registers
/ *
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210
220
}
void
{
230
240
250
}
int
{
}
void
{
}
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File name: regs240x.h
Originator: Digital Control Systems Group
Texas Instruments
Description: F240x register definitions.
History:
10
9-15-2000 Release Rev 1.0
*/
#ifndef __REGS240XH__
#define __REGS240XH__
#define IMR *((volatile int *)0x0004)
20 /* Interrupt Mask Register
#define IFR *((volatile int *)0x0006)
7* Interrupt Flag Register *7
#define SCSR1 *((volatile int *)0x7018)
7* System Control & Status Reg. 1 *7
#define SCSR2 *((volatile int *)0x7019)
7* System Control & Status Reg. 2 *7
#define DINR *((volatile int *)0x701C)
/* Device Identification Register. */
#define PIVR *((volatile int *)0x701E)
30 /* Peripheral Interrupt Vector Reg. *7
#define PIRQRO *((volatile int *)0x7010)
7* Periph Interrupt Request Reg 0. *7
#define PIRQR1 *((volatile int *)0x7011)
/* Periph Interrupt Request Reg 1. */
#define PIRQR2 *((volatile int *)0x7012)
7* Periph Interrupt Request Reg 2. */
#define PIACKRO *((volatile int *)0x7014)
7* Periph Interrupt Acknowledge Reg 0. */
#define PIACKR1 *((volatile int *)0x7015)
40 /* Periph Interrupt Acknowledge Reg 1. */
#define PIACKR2 *((volatile int *)0x7016)
7* Periph Interrupt Acknowledge Reg 2. */
#define XINT1CR *((volatile int *)0x7070)
7* Ext. interrupt 1 config reg for X241*/
#define XINT2CR *((volatile int *)0x7071)
7* External interrupt 2 config. X241/2
7*7
#define MCRA *((volatile int *)0x7090)
7* Output Control Reg A */
50 #define OCRA *((volatile int *)0x7090)
7* Output Control Reg A *7
#define MCRB *((volatile int *)0x7092)
7* Output Control Reg B */
#define OCRB *((volatile int *)0x7092)
7* Output Control Reg B *7
#define MCRC *((volatile int *)0x7094)
7* Output Control Reg C *7
#define ISRA *((volatile int *)0x7094)
/* Input Status Reg A x240x only */
60 #define ISRB *((volatile int *)0x7096)
7* Input Status Reg B x240x only *7
#define PADATDIR *((volatile int *)0x7098)
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7* I/0 port A Data 6 Direction reg.
#define PBDATDIR *((volatile
7* I/0 port B Data & Direction reg.
#define PCDATDIR *((volatile
7* I/0 port C Data & Direction reg.
#define PDDATDIR *((volatile
/* /0 port D Data & Direction reg.
#define PEDATDIR *((volatile70
80
90
100
110
120
*7
int *)0x709A)
*/
int *)0x709C)
*7
int *)0x709E)
*7
int *)0x7095)
Direction reg. */
*((volatile int *)0x7096)
Direction reg. *7
*((volatile int *)0x7023)
*/
*((volatile int *)0x7025)
*/
*((volatile int *)0x7029)
*/
*((volatile int *)Ox7OAO)
*/
*((volatile int *)Ox7OAl)
*/
*((volatile int *)0x70A2)
channels register*7
*((volatile int *)0x70A3)
/* 1/0 port E Data &
#define PFDATDIR
/* I/ port F Data &
#define WDCN-IR
7* WD Counter reg
#define WDKEY
/* VD Key reg
#define WDCR
7* WD Control reg
#define ADCTRL1
7* ADC Control Regi
#defi ne ADCTRL2
7* ADC Control Reg2
#define MAXQONV
7* Maximum conversion
#define CHSELSEQ1
7* Channel select Seqz
#define CHSELSEQ2
7* Channel select Seqz
#define CHSELSEQ3
7* Channel select Seqt
#defi ne CHSELSEQ4
7* Channel select Seqz
#define AUTOSEQSR
7* Auto-sequence statu
#define RESULTO
7* Conversion result b
#define RESULTI
7* Conversion result b
#define RESULT2
7* Conversion result b
#define RESULT3
7* Conversion result b
#define RESULT4
7* Conversion result b
#define RESULT5
7* Conversion result b
#define RESULT6
7* Conversion result b
#de fine RESULT7
7* Conversion result b
#define RESULT8
7* Conversion result b
#define RESULT9
7* Conversion result b
#define RESULT10
7* Conversion result b
#define RESULT11
7* Conversion result b
#define RESULT12
7* Conversion result b
#define RESULT13
/* Conversion result b
re*/
int *)0x70A4)
re*/
int *)0x70A5)
re*/
int *)0x70A6)
re*/
int *)0x70A7)
*/
int *)0x70A8)
0 */
int *)0x70A9)
1 */
int *)Ox7OAA)
2 */
int *)Ox7OAB)
3 */
int *)Ox7OAC)
4 */
int *)Ox7OAD)
5 */
int *)Ox7OAE)
6 */
int *)Ox7OAF)
7 */
int *)Ox7OBO)
8 */
int *)Ox7OBl)
9 */
int *)0x70B2)
10*/
int *)0x70B3)
11*/
int *)0x70B4)
12*7
int *)Ox7OB5)
13*7
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#define RESULT14 *((volatile int *)0x7OB6)
7* Conversion result buffer register 14*7
#define RESULT15 *((volatile int *)0x70B7)
7* Conversion result buffer register 15*/
#define CALIBRATION *((volatile int *)0x70B8)
7* Calib result , used to correct subseq*/
130 #define SPICCR *((volatile int *)0x7040)
7* SPI Config Control Reg */
#define SPICTL *((volatile int *)0x7041)
7* SPI Operation Control Reg */
#define SPISTS *((volatile int *)0x7042)
7* SPI Status Reg */
#define SPIBRR *((volatile int *)0x7044)
/* SPI Baud rate control reg *7
#define SPIRXEMU *((volatile int *)0x7046)
7* SPI Emulation buffer reg */
140 #define SPIRXBUF *((volatile int *)0x7047)
7* SPI Serial receive buffer reg */
#define SPITXBUF *((volatile int *)0x7048)
7* SPI Serial transmit buffer reg */
#define SPIDAT *((volatile int *)0x7049)
7* SPI Serial data reg *7
#define SPIPRI *((volatile int *)0x704F)
7* SPI Priority control reg */
#define SCICCR *((volatile int *)0x7050)
7* SCI Communication control reg */
150 #define SCICTL1 *((volatile int *)0x7051)
7* SCI Control regi */
#define SCIHBAUD *((volatile int *)0x7052)
7* SCI Baud Rate MSbyte reg */
#define SCILBAUD *((volatile int *)0x7053)
7* SCI Baud Rate LSbyte reg *7
#define SCICTL2 *((volatile int *)0x7054)
/* SCI Control reg2 */
#define SCIRXST *((volatile int *)0x7055)
7* SCI Receiver Status reg *7
160 #define SCIRXEMU *((volatile int *)0x7056)
7* SCI Emulation Data Buffer reg *7
#define SCIRXBUF *((volatile int *)0x7057)
7* SCI Receiver Data buffer reg *7
#define SCITXBUF *((volatile int *)0x7059)
7* SCI Transmit Data buffer reg *7
#define SCIPRI *((volatile int *)0x705F)
7* SCI Priority control reg */
#define GPTONA *((volatile int *)0x7400)
7* GP Timer control register A */
170 #define T1CNT *((volatile int *)0x7401)
7* GP Timer 1 counter register. */
#define T1CMPR *((volatile int *)0x7402)
7* GP Timer 1 compare register. */
#define T1PR *((volatile int *)0x7403)
7* GP Timer 1 period register. */
#define TIPER *((volatile int *)0x7403)
7* GP Timer 1 period register. */
#define TICON *((volatile int *)0x7404)
7* GP Timer 1 control register. */
180 #define T2CNT *((volatile int *)0x7405)
7* GP Timer 2 counter register. *7
#define T2CMPR *((volatile int *)0x7406)
7* GP Timer 2 compare register. *7
#define T2PR *((volatile int *)0x7407)
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/* GP Timer 2 period register. */
#define T2PER *((volatile int *)0x7407)
7* GP Timer 2 period register. */
#define T2CON *((volatile int *)0x7408)
7* GP Timer 2 control register. */
190 #define 03MCONA *((volatile int *)0x7411)
7* Compare control register A.
#define ACTRA *((volatile int *)0x7413)
7* Full compare action control register*/
#define DBTCONA *((volatile int *)0x7415)
/* Dead-band timer control register A. */
#define CMPR1 *((volatile int *)0x7417)
7* Full compare unit compare registeri */
#define CMPR2 *((volatile int *)0x7418)7* Full compare unit compare register2 */
200 #define CMPR3 *((volatile int *)0x7419)
7* Full compare unit compare register3 */
#define CAPCONA *((volatile int *)0x7420)
7* Capture control register A. */
#define CAPFIFOA *((volatile int *)0x7422)
7* Capture FIFO status register A. *7
#define CAPIFIFO *((volatile int *)0x7423)
7* Capture Channel 1 FIFO Top */
#define CAP2FIFO *((volatile int *)0x7424)
7* Capture Channel 2 FIFO Top */
210 #define CAP3FIFO *((volatile int *)0x7425)
7* Capture Channel 3 FIFO Top */
#define CAP1FBOT *((volatile int *)0x7427)
7* Bottom reg. pf capture FIFO stack 1 */
#define CAP2FBOT *((volatile int *)0x7427)
7* Bottom reg. pf capture FIFO stack 2 */
#define CAP3FBOT *((volatile int *)0x7427)
7* Bottom reg. pf capture FIFO stack 3 */
#define EVAIMIRA *((volatile int *)0x742C)
7* Group A Interrupt Mask Register A */
220 #define EVAIMRB *((volatile int *)0x742D)
7* Group B Interrupt Mask Register A */
#define EVAIMRC *((volatile int *)0x742E)
7* Group C Interrupt Mask Register A */
#define EVAIFRA *((volatile int *)0x742F)
7* Group A Interrupt Flag Register A */
#define EVAIFRB *((volatile int *)0x7430)
7* Group B Interrupt Flag Register A *7
#define EVAIFRC *((volatile int *)0x7431)
7* Group C Interrupt Flag Register A */
230 #define GPICONB *((volatile int *)0x7500)
7* GP Timer control register B . */
#define T3CNT *((volatile int *)0x7501)
7* GP Timer 3 counter register. *7
#define T3CMPR *((volatile int *)0x7502)
7* GP Timer 3 compare register. *7
#define T3PR *((volatile int *)0x7503)
7* GP Timer 3 period register. */
#define T3PER *((volatile int *)0x7503)
7* CP Timer 3 period register. */
240 #define T3CON *((volatile int *)0x7504)
7* GP Timer 3 control register. *7
#define T4CNT *((volatile int *)0x7505)
7* GP Timer 4 counter register. */
#define T4CMPR *((volatile int *)0x7506)
7* GP Timer 4 compare register. *7
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#define T4PR *((volatile int *)0x7507)
7* GP Timer 4 period register.
#define T4PER *((volatile int *)Ox7507)
7* GP Timer 4 period register.
250 #define T4CON *((volatile int *)0x7508)
7* GP Timer 4 control register. *7
#define COMCONB *((volatile int *)0x7511)
7* Compare control register B. */
#define ACTRB *((volatile int *)0x7513)
7* Full compare action control register*/
#define DBICONB *((volatile int *)0x7515)
7* Dead-band timer control register B. */
#define CMPR4 *((volatile int *)0x7517)
7* Full compare unit compare registeri */
260 #define CMPR5 *((volatile int *)0x7518)
7* Full compare unit compare register2 */
#define CMPR6 *((volatile int *)0x7519)
7* Full compare unit compare register3 */
#define CAPCONB *((volatile int *)0x7520)
7* Capture control register B. */
#define CAPFIFOB *((volatile int *)0x7522)
7* Capture FIFO status register B. */
#define CAP4FIFO *((volatile int *)0x7523)
7* Capture Channel I FIFO Top B */
270 #define CAP5FIFO *((volatile int *)0x7524)
7* Capture Channel 2 FIFO Top B */
#define CAP6FIFO *((volatile int *)0x7525)
7* Capture Channel 3 FIFO Top B *7
#define CAP4FBOT *((volatile int *)0x7527)
/* Bottom reg. pf capture FIFO stack 1 */
#define CAP5FBOT *((volatile int *)0x7527)
7* Bottom reg. pf capture FIFO stack 2 */
#define CAP6FBOT *(( volatile int *)0x7527)
7* Bottom reg. pf capture FIFO stack 3 */
280 #define EVBIMRA *(( volatile int *)0x752C)
7* Group A Interrupt Mask Register B *7
#define EVBIMRB *((volatile int *)0x752D)
7* Group B Interrupt Mask Register B *7
#define EVBIMRC *(( volatile int *)Ox752E)
7* Group C Interrupt Mask Register B *7
#define EVBIFRA *((volatile int *)0x752F)
7* Group A Interrupt Flag Register B *7
#define EVBIFRB *((volatile int *)0x7530)
7* Group B Interrupt Flag Register B *7
290 #define EVBIFRC *((volatile int *)0x7531)
7* Group C Interrupt Flag Register B */
#define CANMDER *((volatile int *)0x7100)
7* CAN Mailbox Direction/Enable reg */
#define CANTCR *((volatile int *)0x7101)
7* CAN Transmission Control Reg */
#define CANRCR *((volatile int *)0x7102)
7* CAN Recieve COntrol Reg */
#define CANMCR *((volatile int *)0x7103)
7* CAN Master Control Reg */
300 #define CANBCR2 *(( volatile int *)0x7104)
7* CAN Bit COnfig Reg 2 */
#define CANBCRI *((volatile int *)0x7105)
7* CAN Bit Config Reg 1 */
#define CANESR *((volatile int *)0x7106)
7* CAN Error Status Reg */
#define CANGSR *((volatile int *)0x7107)
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/* CAN Global Status Reg *7
#define CANCEC *((volatile int *)0x7108)
/* CAN Trans and Rcv Err counters *7
310 #define CANIFR *((volatile int *)0x7109)
7* CAN Interrupt Flag Registers *7
#define CANIM *((volatile int *)0x710a)
7* CAN Interrupt Mask Registers */
#define CANLAMOH *((volatile int *)0x710b)
7* CAN Local Acceptance Mask MBxO/1 *7
#define CANLAMOL *((volatile int *)0x710c)
7* CAN Local Acceptance Mask MBxO/1 *7
#define CANLAM1H *((volatile int *)0x710d)
7* CAN Local Acceptance Mask MBx2/3 *7
320 #define CANLAM1L *((volatile int *)0x710e)
/* CAN Local Acceptance Mask MBx2/3 *7
#define CANMSGIDOL *((volatile int *)0x7200)
7* CAN Message ID for mailbox 0 (lower */
#define CANMSGIDOH *((volatile int *)0x7201)
7* CAN Message ID for mailbox 0 (upper */
#define CANMSGCTRLD *((volatile int *)0x7202)
7* CAN RTR and DLC */
#define CANMBXOA *((volatile int *)0x7204)
7* CAN 2 of 8 bytes of Mailbox 0 */
330 #define CANMBXOB *((volatile int *)0x7205)
7* CAN 2 of 8 bytes of Mailbox 0 *7
#define CANMBXOC *((volatile int *)0x7206)
7* CAN 2 of 8 bytes of Mailbox 0 */
#define CANMBXOD *((volatile int *)0x7207)
7* CAN 2 of 8 bytes of Mailbox 0 */
#define CANMSGID1L *((volatile int *)0x7208)
7* CAN Message ID for mailbox 1 (lower */
#define CANMSGID1H *((volatile int *)Ox7209)
7* CAN Message ID for mailbox 1 (upper */
340 #define CANMvSGCIRL1 *((volatile int *)0x720A)
7* CAN RTR and DLC *7
#define CANMBX1A *((volatile int *)0x720C)
7* CAN 2 of 8 bytes of Mailbox 1 *7
#define CANMBXIB *((volatile int *)0x720D)
7* CAN 2 of 8 bytes of Mailbox 1 *7
#define CANMBX1C *((volatile int *)0x720E)
7* CAN 2 of 8 bytes of Mailbox 1 */
#define CANMBXID *((volatile int *)0x720F)
/* CAN 2 of 8 bytes of Mailbox 1 */
350 #define CANMSGID2L *((volatile int *)0x7210)
7* CAN Message ID for mailbox 2 (lower */
#define CANMSGID2H *((volatile int *)0x7211)
7* CAN Message ID for mailbox 2 (upper */
#define CANMSGCTRL2 *((volatile int *)0x7212)
7* CAN RTR and DLC *7
#define CANMBX2A *((volatile int *)0x7214)
7* CAN 2 of 8 bytes of Mailbox 2 *7
#define CANMBX2B *((volatile int *)0x7215)
/* CAN 2 of 8 bytes of Mailbox 2 */
360 #define CANMBX2C *((volatile int *)0x7216)
7* CAN 2 of 8 bytes of Mailbox 2 */
#define CAINMBX2D *((volatile int *)0x7217)
7* CAN 2 of 8 bytes of Mailbox 2 */
#define CANMSGID3L *((volatile int *)0x7218)
7* CAN Message ID for mailbox 3 (lower */
#define CANMSGID3H *((volatile int *)0x7219)
7* CAN Message ID for mailbox 3 (upper */
~ 12.3 
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370
380
390
400
410
420
#define CANMSGCIRL3
7* CAN RTR and DLC
#define CANMBX3A
7* CAN 2 of 8 bytes o
#defi ne CANMBX3B
7* CAN 2 of 8 bytes o
#define CANMBX3C
7* CAN 2 of 8 bytes o
#define CANMBX3D
7* CAN 2 of 8 bytes o
#define CANMSGID4L
7* CAN Message ID for
#define CANMSGID4H
/* CAN Message ID for
#define CANMSGCIRL4
7* CAN RTR and DLC
#defi ne CANMBX4A
7* CAN 2 of 8 bytes o
#de fine CANMBX4B
7* CAN 2 of 8 bytes o
#define CANMBX4C
7* CAN 2 of 8 bytes o
#defi ne CANMBX4D
7* CAN 2 of 8 bytes o
#defi ne CANMSGID5L
7* CAN Message ID for
#define CANMSGID5H
7* CAN Message ID for
#define CANMSGCIRL5
7* CAN RTR and DLC
#define CANMBX5A
7* CAN 2 of 8 bytes o
#de fine CANMBX5B
7* CAN 2 of 8 bytes o
#define CANMBX5C
7* CAN 2 of 8 bytes o
#de fine CANMBX5D
/* CAN 2 of 8 bytes o
f Mailbox 5
*((volatile
f Mailbox 5
*((volatile
f Mailbox 5
*/
int *)0x722E)
*7
int *)0x722F)
*/
/* I10 space mapped registers *
#define WSGR port ffff
ioport unsigned portffff;
#define FQIMR
ioport unsigned
ioport unsigned
ioport unsigned
ioport unsigned
ioport unsigned
ioport unsigned
#define DACO
#define DACI
#define DAC2
#define DAC3
#define DACL
port ff0f
portff0f;
portO;
port 1
port2;
port3;
port4
7
7
7
/* Wait-State Generator Control Reg *7
/* Flash mode control register */
portO
port1
port2
port3
port4
#endif /*-_REGS240XH- *
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*((volatile int *)0x721A)
*/
*((volatile int *)0x721C)
f Mailbox 3 *7
*((volatile int *)0x721D)
f Mailbox 3 *7
*((volatile int *)0x721E)
f Mailbox 3 */
*((volatile int *)0x721F)
f Mailbox 3 */
*((volatile int *)0x7220)
mailbox 4 (lower */
*((volatile int *)0x7221)
mailbox 4 (upper */
*((volatile int *)0x7222)
*/
*((volatile int *)0x7224)
f Mailbox 4 *7
*((volatile int *)0x7225)
f Mailbox 4 */
*((volatile int *)0x7226)
f Mailbox 4 */
*((volatile int *)0x7227)
f Mailbox 4 *7
*((volatile int *)0x7228)
mailbox 5 (lower */
*((volatile int *)0x7229)
mailbox 5 (upper */
*((volatile int *)0x722A)
*/
*((volatile int *)0x722C)
f Mailbox 5 */
*((volatile int *)0x722D)
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Listing F.3: pwm/include/F2407pwm.h, PWM initialization structures
Digital Control Systems Group
Texas Instruments
Description :
Header file containing data type and object definitions and
initializers . Also contains prototypes for the functions in F2407-PWM?.C.
History:
9-15-2000 Release Rev 1.0
#ifndef _F2407_PWM_H_
#define __F2407_PWMH-_
#include "../include/F2407BMSK.h"
/*
Initialization constant for the F2407 Timer TxCON for PWM Generation.
Sets up the timer to run free upon emulation suspend, continuous up-down mode
prescaler 1, timer enabled.
#define PWMINITSTATE
/*
Initialization constant
Sets up PWM polarities.
#define ACTR-JNITSTATE (
(FREEARUNFLAG +
TIMERCONTUPDN +
TIMERCLKPRESCALEX_1 + \
TIMERLENABLE-BYOWN + \
TIMERENABLE)
for the F2407 ACTRx register for PWM Generation.
COMPARElAH + \
COMPARE2AL + \
COMPARE3AH + \
COMPARE4JAL + \
COMPARE5AH + \
COMPARE6AL )
*/
Initialization constant for the F2407 DBTCONx register for PWM Generation.
Sets up the dead band for PWM and sets up dead band values .
#define DBTCONINITJSTATE ( DBT-VAL-10 + \
EDBT3_EN + \
EDBT2_EN + \
EDBT1KEN + \
DBTPSX4 )
7*
Define the structure of the PWM Driver Object
typedef struct {
int period-max;
int mfunc-p;
int mfunc-cl
int mfunc-c2;
int mfunc-c3
int (*init ) ();
/* PWM Period in CPU clock cycles.
/* Period scaler. Q15 - Input
/* PW4M 1&2 Duty cycle ratio. Q15,
/* PWMV3&4 Duty cycle ratio. Q15,
/* PWM 5&6 Duty cycle ratio. Q15,
/* Pointer to the init function
QO-Input */
*7
Input */
Input */
In put *7
*7
~ 12-5 ~
File name:
Originator:
F2407PWM. H
10
20
30
40
50
TI TMS320LF2406A DSP
int (*update)();
} PWVMGEN ;
/* Pointer to the update function
Define a PWMGEN-handle
typedef PWMEN *PWMGEN-handle;
7*
Default Initializers for the
#define F2407_EV1_FCPWMGEN
#define F2407_EV2_FCPWMGEN
F2407 PWMGEV Object
*7
{1000, \
Ox7fff
Ox4000,
Ox4000,
Ox4000,
(int (*)(int))F2407.EV1_PWMInit,
(int (*)(int))F2407_EV1_PWMUpdate \
I
{1000, \
Ox7fff, \
Ox4000,
Ox4000,
Ox4000,
(int (*)(int))F2407_EV2_PWMInit,
(int (*)( nt ))F2407_EV2_PWM-Update \
I
#de fine PWMGEN_DEFAULTS F2407_EV1_FCPWMGEN
Prototypes for the functions in F2407-PWM1.C , F2407-PWM2.ASM
int F2407_EV1_PWMInit(PWMGFN *);
int F2407-EV1-PWM-Update(PWMGIN *);
int F2407_EV2_PWMInit(PWFVMGN *);
int F2407-EV2-PWM-Update(WKN *);
#endif /*-F2407-PWMH--*/
Listing F.4: sysvecs.h, DSP interrupt vectors and ISR calls
/******** RESET AND INTERRUPT VECTORS *****************/
/* NOTE:Though this file will support multiple inclusion
source file , it must NOT be included in multiple
files . This will cause the linker to generate an
This file is intended for only the framework file
in the same
separately linked source
error.
to include.
7*
#ifndef __SYSVECSH__
#define _SYSVECSH__
60
70
*7
/
80
90
100
10
*7
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RSVECT B START; Reset Vector");
INTl B PHANTOM ; Interrupt Level 1");
INT2 B SINE ; Interrupt Level 2");
INT3 B PHANTOM ; Interrupt Level 3");
INT4 B PHANTOM ; Interrupt Level 4");
INT5 B PHANTOM ; Interrupt Level 5");
INT6 B PHANTOM Interrupt Level 6");
RESERVED B PHANTOM
SW.INT8 B PHANTOM
SWINT9 B PHANTOM;
SW-INT10 B PHANTOM
SW-INT11 B PHANTOM
SW-INT12 B PHANTOM
SW-INT13 B PHANTOM
SW-INT14 B PHANTOM
SW.INT15 B PHANTOM
SW-INT16 B PHANTOM
Reserved ");
User S/W Interrupt");
User S/W Interrupt");
;User S/W Interrupt ");
;User S/W Interrupt ");
;User S/W Interrupt ");
;User S/W Interrupt ");
;User S/W Interrupt ");
;User S/1W Interrupt ");
;User S/W Interrupt ");
TRAP B PHANTOM ; Trap vector ");
NMINT B PhANTOM ; Non-maskable Interrupt");
EMUTRAP B PHANTOM; Emulator Trap");
SW-INT20 B PHANTOM ; User S/W Interrupt ");
SW-INT21 B PHANTOM ; User S/W Interrupt ");
SW-INT22 B PHANTOM ; User S/W Interrupt ");
SW-INT23 B PHANTOM ; User S/W Interrupt "); *7
asm
asm
asm
asm
asm
asm
asm
asm
asm
asm
asm
asm("HUNG12
asm("HUNG14
asm("HUNG16
asm("HUNG18
asm ( "HUNGIA
asm ("HUNGIC
asm ("HUNG1E
asm("HUNG20
asm ("TRAP
asm("NMI
asm ("MONETRAPB
asm("HUNG28
asm("HUNG2A
asm("HUNG2C
asm ( "HUNG2E
asm("HUNG30
asm("HUNG32
asm("HUNG34
asm("HUNG36
asm("HUNG38
asm("HUNG3A
asm ("HUNG3C
asm("HUNG3E
.sect
.ref
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
\" vectors\"
_c-int0
.c-intO
-phantom
_periodic-in
.phantom
_phantom
_phantom
-phantom
_phantom
-phantom
_phantom
_phantom
-phantom
_phantom
-phantom
-phantom
_phantom
-phantom
-phantom
-phantom
-phantom
_phantom
-phantom
-phantom
_phantom
-phantom
-phantom
_phantom
-phantom
-phantom
-phantom
-phantom
_phantom
;00h reset
;02h INTl
terrupt _isr
;06h INT3
;08h INT4
;OAh INT5
0 Ch INT6
OE
10
12
14
16
18
;A
IC
;E
20
22
24
26
28
2A
2C
2E
30
32
34
36
38
3A
3C
3E
-I 12.7
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#endif /* _SYSVECSH__ */
Listing F.5: sine.h, sine table lookup routine header
7/ Jack Holloway , Sine table
#define TABRES 200
int lookup-sin (double);
int sinetab []={
0, 1029, 2057, 3083, 4106, 5126,
6140, 7148, 8149, 9141, 10125, 11099,
12062, 13013, 13951, 14876, 15786, 16680,
17557, 18418, 19260, 20083, 20887, 21669,
22431, 23170, 23886, 24579, 25248, 25891,
26509, 27101, 27666, 28204, 28714, 29196,
29649, 30072, 30466, 30830, 31164, 31466,
31738, 31978, 32187, 32364, 32509, 32622,
32703, 32751, 32767, 32751, 32703, 32622,
32509, 32364, 32187, 31978, 31738, 31466,
31164, 30830, 30466, 30072, 29649, 29196,
28714, 28204, 27666, 27101, 26509, 25891,
25248, 24579, 23886, 23170, 22431, 21669,
20887, 20083, 19260, 18418, 17557, 16680,
15786, 14876, 13951, 13013, 12062, 11099,
10125, 9141, 8149, 7148, 6140, 5126,
4106, 3083, 2057, 1029, 0, -1029,
-2057, -3083, -4106, -5126, -6140, -7148,
-8149, -9141, -10125, -11099, -12062, -13013,
-13951, -14876, -15786, -16680, -17557, -18418,
-19260, -20083, -20887, -21669, -22431, -23170,
-23886, -24579, -25248, -25891, -26509, -27101,
-27666, -28204, -28714, -29196, -29649, -30072,
-30466, -30830, -31164, -31466, -31738, -31978,
-32187, -32364, -32509, -32622, -32703, -32751,
-32767, -32751, -32703, -32622, -32509, -32364,
-32187, -31978, -31738, -31466, -31164, -30830,
-30466, -30072, -29649, -29196, -28714, -28204,
-27666, -27101, -26509, -25891, -25248, -24579,
-23886, -23170, -22431, -21669, -20887, -20083,
-19260, -18418, -17557, -16680, -15786, -14876,
-13951, -13013, -12062, -11099, -10125, -9141,
-8149, -7148, -6140, -5126, -4106, -3083,
-2057, -1029};
Listing F.6 contains a set of commands instructing the TI linker on where to place
various portion of memory on the DSP physical memory space. For more information on
the TI TMS320LF2406A DSP memory layout and architecture, please see [7,8].
Listing F.6: 2406A linker commands
/* linker command file to place user code (vectors 4 .text) */
/* sections beginning at 0000h of external program memory (in MP mode). */
/* This file should be modified if it is desired to load code in BO memory or */
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7* if on-chip SARAM is to be used.; This example file is applicable for LF2406A.*/
7* It needs to be modified to make it suitable for other devices. */
7* Jack Holloway *7
MEMORY
{
/* PROGRAM MEMORY
ORIGIN=0000h
ORIGIN=0044H
ORIGIN=08000H
ORIGIN=OFF00h
ORIGIN=0h
ORIGIN=60h
ORIGIN=200h
ORIGIN=300h
ORIGIN=0800h
ORIGIN=7000h
LENGTH=0040h /*
LENGTH=07FBCH /*
LENGTH=0800H /*
LENGTH=0100h /*
LENGTH=60h 7*
LENGTH=20h /*
LENGTH=100h /*
LENGTH=100h /*
LENGTH=0800h /*
LENGTH=1000h /*
PM up to passwords */
32K On-chip flash memory */
2K SARAM in program space *7
On-chip DARAM if CNF=1, else */
/* DATA MFMORY */
Memory mapped regs 8 reserved address *7
Block B2 *7
Block BO, On--chip DARAM if CNF=o */
Block B1 *7
2K SARAM in data space *7
Peripheral register space */
/* 10 MEMORY
IOIN : ORIGIN=OFF0Fh
/* this is just one re
}
, LENGTH=01h /* On-chip I/O mapped peripherals
gister for Flash control */
SECTIONS
{
vectors
. cinit
. text
. switch
. data
.sysmem
. bss
. stack
. const
. const
PM1
PM2
PM2
PM2
BLK.J31
SARAMD
BLK.3O
SARAMD
BLK32
PM2
PAGE 0
PAGE 0
PAGE 0
PAGE 0
PAGE 1
PAGE 1
PAGE 1
PAGE 1
PAGE 1
PAGE 0
[}
The header file in Listing F.5 was created using the C-code of Listing F.7.
Listing F.7: sine.c, C-code to generate the sine table
77 this guy produces the sine table for use on the TI DSP.
77 Jack Holloway, February 2004.
#include <stdlib .h>
#include <stdio .h>
#include <math.h>
#define PI 3.1415927
#define RESOLUTION 200
int main(void)
10
20
PAGE 0:
PM1
PM2
SARAMP
B0-PM
PAGE 1:
REGS
BLKJ32
BLKBO
BLK31
SARAMD
PERIPH
PAGE 2:
30
40
10
~-. 12.9 ~-_
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{
int j , i;
int sinevalue
FILE *out ;
double arg, A;
out = fopen(" ./sine.h", "w")
j = 0;
fprintf (out, "// Jack Holloway , Sine table\n\n");
20 fprintf (out, "#define TAB-RES %i\n\n" RESOLUTION);
fprintf (out, "int sin (double) ;\n\nint sinetab [] {\n"
for (i = 0; i< RESOLUTION; i++)
{
arg = (double)(2.0*PI*i/RESOLUTION);
A = 1.0;
sinevalue = (int)((32768)*sin(arg));
fprintf (out , "%i, sinevalue);
if (j++>4)
{
30 fprintf(out, "\n");
j 0;
}
}
fprintf(out, "};\n");
return 0;
}
F.2 Object File Password Parsing
The TMS320LF2406A DSP has the ability to password-protect a piece of firmware after it
has been programmed onto the DSP Flash memory. Once this password has been set, it
can only be reset using the current password. There is no way to reset the code protection
except with the use of this password. [7]
Listing F.8 contains C-code for parsing the object file to be written into DSP Flash. It
is essential that these files be checked to avoid making the DSP1 virtually useless.
If the code in Listing F.8 has been compiled in a binary, hexpw, the .HEX to be pro-
grammed into the DSP flash memory should be checked by executing hexpw FILENAME .HEX.
If no password is found in the .HEX file, hexpw will print No password. After checking the
file for passwords, the file can be uploaded using the TI tools. If an unintentional password
is found by hexpw, do not program the DSP using this HEX file.
The code listied in F.8 was written by Jim Paris.
and thus the entire PIIPM
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Listing F.8: hexpw.c, checks object files for Flash memory passwords
#include <stdio.h>
#include <stdint .h>
int main(int argc , char *argv [])
{
char s[64];
uint16-t b[100000];
int i, c, n;
int len , offset , entry , prog , data, addr;
10 uint16_t p[4]=0{,0,0,0};
FILE *in ;
if(argc!=2) {
fprintf(stderr ,"usage: %s file .hex\n",*argv);
return 1
I
i f(( in=fopen (argv [1] ," r"))==NULL) {
fprintf (stderr ,"can 't open %s\n" ,argv[1]);
return 1;
20 }
n=0;
while( fgets(s,64 ,in)!=NULL) {
if(strlen (s)!=5 && strlen(s)!=6) continue;
s [4]=O;
b[n++] = strtoul(s,NULL,16);
}
c=0;
30 entry b[c++]
while(c<n) {
len b[c++];
if(len==0) {
if(c!=n) printf("Hit early EOF?\n");
continue;
}
offset = b[c++];
prog = b[c++];
40 for(i=0;i<len;i++) {
data = b[c++];
addr = offset + i;
if (prog==0 && addr>=0x40 && addr <=0x43)
p[addr-0x40] = data;
}}
if((p[0]==0 && p[1]0== && p[2]==0 && p[3]==0)
(p[0]==Oxffff && p[1]==0xffff && p[2]==Oxffff && p[3]==Oxffff)) {
printf ("No password\n" );
50 return 0;
} else {
print f ("Password is set: %04x %04x %04x %04x\n"
p[0] ,p[1] ,p[2] ,p[3j);
return 1;
}}
~J 13JL ~,.
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